Add CAN bus libaray

[CzokNorris]

Many of the GD chips support two or even three can busses.
Would be nice to have support for that peripheral.
Should be as easy as taking the code from the STM core and moving it to the GD core.

[obra]

On Mon, Jun 20, 2022, at 11:27 PM, CzokNorris wrote: Many of the GD chips support two or even three can busses. Would be nice to have support for that peripheral. Should be as easy as taking the code from the STM core and moving it to the GD core.

Because of ST's restrictive licensing, we can't use code from their current cores.

…

— Reply to this email directly, view it on GitHub <#69>, or unsubscribe <https://github.com/notifications/unsubscribe-auth/AAALC2ECWULTVIFVN37R3EDVQFOFJANCNFSM5ZLEUCGQ>. You are receiving this because you are subscribed to this thread.Message ID: ***@***.***>

[maxgerhardt]

Also linked to CommunityGD32Cores/gd32-pio-projects#7 -- I was about to tackle this.