Skip to content

Actions: Xilinx/llvm-project

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
511 workflow run results
511 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

PDLL: Fix sorting of constraints by their dependencies
PR Receive #7: Pull request #101 opened by mgehre-amd
February 1, 2024 17:42 3s
February 1, 2024 17:42 3s
Labelling new pull requests
Labelling new pull requests #7: completed by mgehre-amd
February 1, 2024 16:17 2s
February 1, 2024 16:17 2s
Labelling new pull requests
Labelling new pull requests #6: in_progress by mgehre-amd
February 1, 2024 16:17 2s
February 1, 2024 16:17 2s
Labelling new pull requests
Labelling new pull requests #5: requested by mgehre-amd
February 1, 2024 16:17 3s
February 1, 2024 16:17 3s
Revert "Disable python formatter for bump"
PR Receive #6: Pull request #100 opened by mgehre-amd
February 1, 2024 16:17 4s
February 1, 2024 16:17 4s
February 1, 2024 15:46 1h 15m 34s
feature/fused-ops
Check code formatting #9: Pull request #55 synchronize by mgehre-amd
February 1, 2024 15:46 3s
February 1, 2024 15:46 3s
feature/fused-ops
Labelling new pull requests #4: Pull request #55 synchronize by mgehre-amd
February 1, 2024 15:46 4s
February 1, 2024 15:46 4s
feature/fused-ops
Check code formatting #8: Pull request #55 synchronize by mgehre-amd
February 1, 2024 10:15 3s
February 1, 2024 10:15 3s
feature/fused-ops
Labelling new pull requests #3: Pull request #55 synchronize by mgehre-amd
February 1, 2024 10:15 5s
February 1, 2024 10:15 5s
Merge pull request #94 from Xilinx/matthias.integer_literals
MLIR Tests #212: Commit 83a820c pushed by mgehre-amd
February 1, 2024 10:15 7m 54s feature/fused-ops
February 1, 2024 10:15 7m 54s
feature/fused-ops
Check code formatting #7: Pull request #55 synchronize by TinaAMD
January 30, 2024 09:01 2s
January 30, 2024 09:01 2s
feature/fused-ops
Labelling new pull requests #2: Pull request #55 synchronize by TinaAMD
January 30, 2024 09:01 4s
January 30, 2024 09:01 4s
Merge pull request #99 from Xilinx/tina.add-missing-axis-types
MLIR Tests #211: Commit 9dc965a pushed by TinaAMD
January 30, 2024 09:01 7m 6s feature/fused-ops
January 30, 2024 09:01 7m 6s
Add missing axis types
Repo Lockdown #99: Pull request #99 opened by TinaAMD
January 30, 2024 08:44 2s
January 30, 2024 08:44 2s
Add missing axis types
MLIR Tests #210: Pull request #99 opened by TinaAMD
January 30, 2024 08:44 7m 16s tina.add-missing-axis-types
January 30, 2024 08:44 7m 16s
feat: adding verifiers for some tosa operators
Issue Release Workflow #52: Issue comment #90 (comment) created by chaitanyakamarapu
January 30, 2024 05:25 3s
January 30, 2024 05:25 3s
feature/fused-ops
Check code formatting #6: Pull request #55 synchronize by mgehre-amd
January 29, 2024 18:13 3s
January 29, 2024 18:13 3s
feature/fused-ops
Labelling new pull requests #1: Pull request #55 synchronize by mgehre-amd
January 29, 2024 18:13 4s
January 29, 2024 18:13 4s
Merge pull request #92 from Xilinx/matthias.pdll_dep
MLIR Tests #209: Commit f17a0bf pushed by mgehre-amd
January 29, 2024 18:13 1h 14m 26s feature/fused-ops
January 29, 2024 18:13 1h 14m 26s
PDLL: Add equals operator
MLIR Tests #208: Pull request #98 opened by mgehre-amd
January 27, 2024 01:49 1h 9m 54s matthias.equal
January 27, 2024 01:49 1h 9m 54s
PDLL: Add equals operator
Repo Lockdown #98: Pull request #98 opened by mgehre-amd
January 27, 2024 01:49 2s
January 27, 2024 01:49 2s
ProTip! You can narrow down the results and go further in time using created:<2024-01-27 or the other filters available.