From 934ac2b49c7c65e28a7126ceded262e7b55644d0 Mon Sep 17 00:00:00 2001 From: Ian Rogers Date: Thu, 4 Jan 2024 10:43:35 -0800 Subject: [PATCH 1/8] For alderlake/hybrid, add PMU for events at the start of the line Events in a formula on alderlake have the PMU added, but care is done to not add this twice by checking the preceeding character isn't an '@' the PMU separator as '/' looks like a divide in formulas. This is failing when the event has nothing before it, ie at the start of a line, and the metric is more than just the event name - something that already had a special case. Update the logic to handle events at the start of a formula. This fixes the metric logic in perf where events appearing more than once aren't added multiple times. Previously as the names were distinct due to a lack of PMU prefix, the same event would be added more than once for some metrics on alderlake/hybrid. --- scripts/create_perf_json.py | 17 ++++++++--------- 1 file changed, 8 insertions(+), 9 deletions(-) diff --git a/scripts/create_perf_json.py b/scripts/create_perf_json.py index e8f2231a..955eb21d 100644 --- a/scripts/create_perf_json.py +++ b/scripts/create_perf_json.py @@ -1073,15 +1073,14 @@ def fixup(form: str) -> str: if pmu_prefix != 'cpu': for name in events: if events[name].unit.startswith('cpu') and name in form: - if form == name: - form = f'{pmu_prefix}@{name}@' - else: - form = re.sub(rf'([^@]){name}:([a-zA-Z])', - rf'\1{pmu_prefix}@{name}@\2', - form, re.IGNORECASE) - form = re.sub(rf'([^@]){name}([^a-zA-Z0-9_])', - rf'\1{pmu_prefix}@{name}@\2', - form, re.IGNORECASE) + if form == name or form.startswith(f'{name} '): + form = f'{pmu_prefix}@{name}@' + form[len(name):] + form = re.sub(rf'([^@]){name}:([a-zA-Z])', + rf'\1{pmu_prefix}@{name}@\2', + form, re.IGNORECASE) + form = re.sub(rf'([^@]){name}([^a-zA-Z0-9_])', + rf'\1{pmu_prefix}@{name}@\2', + form, re.IGNORECASE) changed = True while changed: From ea0c9e2f747830781a4a0a49163463859ed2247e Mon Sep 17 00:00:00 2001 From: Ian Rogers Date: Thu, 4 Jan 2024 14:57:43 -0800 Subject: [PATCH 2/8] Add constraints for topdown l2 architectures Topdown l2 architectures use fewer counters than icelake with just l1 counters. This leads to different grouping issues, so add specific constraints for those architectures. --- scripts/create_perf_json.py | 21 +++++++++++++++++---- 1 file changed, 17 insertions(+), 4 deletions(-) diff --git a/scripts/create_perf_json.py b/scripts/create_perf_json.py index 955eb21d..bc5f1c22 100644 --- a/scripts/create_perf_json.py +++ b/scripts/create_perf_json.py @@ -1365,6 +1365,18 @@ def append_to_desc(s: str): 'tma_split_stores': nmi, 'tma_store_fwd_blk': nmi, } + # Alderlake/sapphirerapids add topdown l2 events + # meaning fewer events and triggering NMI issues. + alderlake_constraints = { + # Metrics with more events than counters. + 'tma_info_system_mem_read_latency': no_group, + 'tma_info_system_mem_request_latency': no_group, + # Metrics that would fit were the NMI watchdog disabled. + 'tma_ports_utilized_2': nmi, + 'tma_ports_utilized_3m': nmi, + 'tma_memory_fence': nmi, + 'tma_slow_pause': nmi, + } errata_constraints = { # 4 programmable, 3 fixed counters per HT 'JKT': sandybridge_constraints, @@ -1391,10 +1403,11 @@ def append_to_desc(s: str): 'ICX': icelake_constraints, 'RKL': icelake_constraints, 'TGL': icelake_constraints, - 'ADL': icelake_constraints, - 'ADLN': icelake_constraints, - 'RPL': icelake_constraints, - 'SPR': icelake_constraints, + # As above but l2 topdown counters + 'ADL': alderlake_constraints, + 'ADLN': alderlake_constraints, + 'RPL': alderlake_constraints, + 'SPR': alderlake_constraints, } if name in errata_constraints[self.shortname]: j['MetricConstraint'] = errata_constraints[self.shortname][name] From fa6faf57af68388a8d841af45947dc71855ea3f4 Mon Sep 17 00:00:00 2001 From: "dependabot[bot]" <49699333+dependabot[bot]@users.noreply.github.com> Date: Mon, 8 Jan 2024 19:46:26 +0000 Subject: [PATCH 3/8] Bump actions/upload-artifact from 3 to 4 Bumps [actions/upload-artifact](https://github.com/actions/upload-artifact) from 3 to 4. - [Release notes](https://github.com/actions/upload-artifact/releases) - [Commits](https://github.com/actions/upload-artifact/compare/v3...v4) --- updated-dependencies: - dependency-name: actions/upload-artifact dependency-type: direct:production update-type: version-update:semver-major ... Signed-off-by: dependabot[bot] --- .github/workflows/create-perf-json.yml | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/.github/workflows/create-perf-json.yml b/.github/workflows/create-perf-json.yml index 06cc0e3f..9dd7adcf 100644 --- a/.github/workflows/create-perf-json.yml +++ b/.github/workflows/create-perf-json.yml @@ -36,7 +36,7 @@ jobs: run: python create_perf_json.py -v - name: Archive perf json files - uses: actions/upload-artifact@v3 + uses: actions/upload-artifact@v4 with: name: perf-json path: scripts/perf From e627dd8d89e2d2110f1d499608dd6f37aae37a8c Mon Sep 17 00:00:00 2001 From: Ed Baker Date: Thu, 4 Jan 2024 09:57:10 -0700 Subject: [PATCH 4/8] ADL: Release v1.24 event files This commit releases ADL v1.24 events and updates mapfile.csv accordingly. --- ADL/events/alderlake_goldencove_core.json | 108 +++++++++++++++--- ADL/events/alderlake_gracemont_core.json | 58 +++++++++- ADL/events/alderlake_uncore.json | 6 +- ADL/events/alderlake_uncore_experimental.json | 6 +- mapfile.csv | 46 ++++---- 5 files changed, 177 insertions(+), 47 deletions(-) diff --git a/ADL/events/alderlake_goldencove_core.json b/ADL/events/alderlake_goldencove_core.json index b67e2a41..5ba5bdbf 100644 --- a/ADL/events/alderlake_goldencove_core.json +++ b/ADL/events/alderlake_goldencove_core.json @@ -1,9 +1,9 @@ { "Header": { "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.", - "Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.23", - "DatePublished": "10/10/2023", - "Version": "1.23", + "Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.24", + "DatePublished": "12/04/2023", + "Version": "1.24", "Legend": "" }, "Events": [ @@ -4691,8 +4691,34 @@ "EventCode": "0xb3", "UMask": "0x01", "EventName": "FP_ARITH_DISPATCHED.PORT_0", - "BriefDescription": "FP_ARITH_DISPATCHED.PORT_0", - "PublicDescription": "FP_ARITH_DISPATCHED.PORT_0", + "BriefDescription": "FP_ARITH_DISPATCHED.PORT_0 [This event is alias to FP_ARITH_DISPATCHED.V0]", + "PublicDescription": "FP_ARITH_DISPATCHED.PORT_0 [This event is alias to FP_ARITH_DISPATCHED.V0]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0", + "Speculative": "1" + }, + { + "EventCode": "0xb3", + "UMask": "0x01", + "EventName": "FP_ARITH_DISPATCHED.V0", + "BriefDescription": "FP_ARITH_DISPATCHED.V0 [This event is alias to FP_ARITH_DISPATCHED.PORT_0]", + "PublicDescription": "FP_ARITH_DISPATCHED.V0 [This event is alias to FP_ARITH_DISPATCHED.PORT_0]", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "2000003", @@ -4717,8 +4743,34 @@ "EventCode": "0xb3", "UMask": "0x02", "EventName": "FP_ARITH_DISPATCHED.PORT_1", - "BriefDescription": "FP_ARITH_DISPATCHED.PORT_1", - "PublicDescription": "FP_ARITH_DISPATCHED.PORT_1", + "BriefDescription": "FP_ARITH_DISPATCHED.PORT_1 [This event is alias to FP_ARITH_DISPATCHED.V1]", + "PublicDescription": "FP_ARITH_DISPATCHED.PORT_1 [This event is alias to FP_ARITH_DISPATCHED.V1]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0", + "Speculative": "1" + }, + { + "EventCode": "0xb3", + "UMask": "0x02", + "EventName": "FP_ARITH_DISPATCHED.V1", + "BriefDescription": "FP_ARITH_DISPATCHED.V1 [This event is alias to FP_ARITH_DISPATCHED.PORT_1]", + "PublicDescription": "FP_ARITH_DISPATCHED.V1 [This event is alias to FP_ARITH_DISPATCHED.PORT_1]", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "2000003", @@ -4743,8 +4795,34 @@ "EventCode": "0xb3", "UMask": "0x04", "EventName": "FP_ARITH_DISPATCHED.PORT_5", - "BriefDescription": "FP_ARITH_DISPATCHED.PORT_5", - "PublicDescription": "FP_ARITH_DISPATCHED.PORT_5", + "BriefDescription": "FP_ARITH_DISPATCHED.PORT_5 [This event is alias to FP_ARITH_DISPATCHED.V2]", + "PublicDescription": "FP_ARITH_DISPATCHED.PORT_5 [This event is alias to FP_ARITH_DISPATCHED.V2]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0", + "Speculative": "1" + }, + { + "EventCode": "0xb3", + "UMask": "0x04", + "EventName": "FP_ARITH_DISPATCHED.V2", + "BriefDescription": "FP_ARITH_DISPATCHED.V2 [This event is alias to FP_ARITH_DISPATCHED.PORT_5]", + "PublicDescription": "FP_ARITH_DISPATCHED.V2 [This event is alias to FP_ARITH_DISPATCHED.PORT_5]", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "2000003", @@ -4802,13 +4880,13 @@ "SampleAfterValue": "2000003", "MSRIndex": "0x00", "MSRValue": "0x00", - "Precise": "0", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "0", + "PEBS": "1", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", @@ -4828,13 +4906,13 @@ "SampleAfterValue": "2000003", "MSRIndex": "0x00", "MSRValue": "0x00", - "Precise": "0", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "0", + "PEBS": "1", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", @@ -4854,13 +4932,13 @@ "SampleAfterValue": "2000003", "MSRIndex": "0x00", "MSRValue": "0x00", - "Precise": "0", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "0", + "PEBS": "1", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", diff --git a/ADL/events/alderlake_gracemont_core.json b/ADL/events/alderlake_gracemont_core.json index 8336ac17..97eda677 100644 --- a/ADL/events/alderlake_gracemont_core.json +++ b/ADL/events/alderlake_gracemont_core.json @@ -1,9 +1,9 @@ { "Header": { "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.", - "Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.23", - "DatePublished": "10/10/2023", - "Version": "1.23", + "Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.24", + "DatePublished": "12/04/2023", + "Version": "1.24", "Legend": "" }, "Events": [ @@ -3439,6 +3439,58 @@ "PDISTCounter": "0", "Speculative": "0" }, + { + "EventCode": "0xe4", + "UMask": "0x01", + "EventName": "MISC_RETIRED.LBR_INSERTS", + "BriefDescription": "Counts the number of LBR entries recorded. Requires LBRs to be enabled in IA32_LBR_CTL. [This event is alias to LBR_INSERTS.ANY]", + "PublicDescription": "Counts the number of LBR entries recorded. Requires LBRs to be enabled in IA32_LBR_CTL. This event is PDIR on GP0 and NPEBS on all other GPs [This event is alias to LBR_INSERTS.ANY]", + "Counter": "0,1,2,3,4,5", + "PEBScounters": "0", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0", + "Speculative": "0" + }, + { + "EventCode": "0xe4", + "UMask": "0x01", + "EventName": "LBR_INSERTS.ANY", + "BriefDescription": "This event is deprecated. [This event is alias to MISC_RETIRED.LBR_INSERTS]", + "PublicDescription": "This event is deprecated. [This event is alias to MISC_RETIRED.LBR_INSERTS]", + "Counter": "0,1,2,3,4,5", + "PEBScounters": "0", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "1", + "PDISTCounter": "0", + "Speculative": "0" + }, { "EventCode": "0xe6", "UMask": "0x01", diff --git a/ADL/events/alderlake_uncore.json b/ADL/events/alderlake_uncore.json index ecdd34a2..64ac5b4d 100644 --- a/ADL/events/alderlake_uncore.json +++ b/ADL/events/alderlake_uncore.json @@ -1,9 +1,9 @@ { "Header": { "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.", - "Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.23", - "DatePublished": "10/10/2023", - "Version": "1.23", + "Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.24", + "DatePublished": "12/04/2023", + "Version": "1.24", "Legend": "" }, "Events": [ diff --git a/ADL/events/alderlake_uncore_experimental.json b/ADL/events/alderlake_uncore_experimental.json index 1fd228a6..511b591a 100644 --- a/ADL/events/alderlake_uncore_experimental.json +++ b/ADL/events/alderlake_uncore_experimental.json @@ -1,9 +1,9 @@ { "Header": { "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.", - "Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.23", - "DatePublished": "10/10/2023", - "Version": "1.23", + "Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.24", + "DatePublished": "12/04/2023", + "Version": "1.24", "Legend": "" }, "Events": [ diff --git a/mapfile.csv b/mapfile.csv index e53f8cc6..07ab29c8 100644 --- a/mapfile.csv +++ b/mapfile.csv @@ -129,29 +129,29 @@ GenuineIntel-6-6C,V1.23,/ICX/events/icelakex_uncore.json,uncore,,, GenuineIntel-6-6C,V1.23,/ICX/events/icelakex_uncore_experimental.json,uncore experimental,,, GenuineIntel-6-96,V1.04,/EHL/events/elkhartlake_core.json,core,,, GenuineIntel-6-9C,V1.04,/EHL/events/elkhartlake_core.json,core,,, -GenuineIntel-6-97,V1.23,/ADL/events/alderlake_gracemont_core.json,hybridcore,0x20,0x000001,Atom -GenuineIntel-6-97,V1.23,/ADL/events/alderlake_goldencove_core.json,hybridcore,0x40,0x000001,Core -GenuineIntel-6-97,V1.23,/ADL/events/alderlake_uncore.json,uncore,,, -GenuineIntel-6-97,V1.23,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, -GenuineIntel-6-9A,V1.23,/ADL/events/alderlake_gracemont_core.json,hybridcore,0x20,0x000001,Atom -GenuineIntel-6-9A,V1.23,/ADL/events/alderlake_goldencove_core.json,hybridcore,0x40,0x000001,Core -GenuineIntel-6-9A,V1.23,/ADL/events/alderlake_uncore.json,uncore,,, -GenuineIntel-6-9A,V1.23,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, -GenuineIntel-6-B7,V1.23,/ADL/events/alderlake_gracemont_core.json,hybridcore,0x20,0x000001,Atom -GenuineIntel-6-B7,V1.23,/ADL/events/alderlake_goldencove_core.json,hybridcore,0x40,0x000001,Core -GenuineIntel-6-B7,V1.23,/ADL/events/alderlake_uncore.json,uncore,,, -GenuineIntel-6-B7,V1.23,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, -GenuineIntel-6-BA,V1.23,/ADL/events/alderlake_gracemont_core.json,hybridcore,0x20,0x000001,Atom -GenuineIntel-6-BA,V1.23,/ADL/events/alderlake_goldencove_core.json,hybridcore,0x40,0x000001,Core -GenuineIntel-6-BA,V1.23,/ADL/events/alderlake_uncore.json,uncore,,, -GenuineIntel-6-BA,V1.23,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, -GenuineIntel-6-BF,V1.23,/ADL/events/alderlake_gracemont_core.json,hybridcore,0x20,0x000001,Atom -GenuineIntel-6-BF,V1.23,/ADL/events/alderlake_goldencove_core.json,hybridcore,0x40,0x000001,Core -GenuineIntel-6-BF,V1.23,/ADL/events/alderlake_uncore.json,uncore,,, -GenuineIntel-6-BF,V1.23,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, -GenuineIntel-6-BE,V1.23,/ADL/events/alderlake_gracemont_core.json,core,,, -GenuineIntel-6-BE,V1.23,/ADL/events/alderlake_uncore.json,uncore,,, -GenuineIntel-6-BE,V1.23,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, +GenuineIntel-6-97,V1.24,/ADL/events/alderlake_gracemont_core.json,hybridcore,0x20,0x000001,Atom +GenuineIntel-6-97,V1.24,/ADL/events/alderlake_goldencove_core.json,hybridcore,0x40,0x000001,Core +GenuineIntel-6-97,V1.24,/ADL/events/alderlake_uncore.json,uncore,,, +GenuineIntel-6-97,V1.24,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, +GenuineIntel-6-9A,V1.24,/ADL/events/alderlake_gracemont_core.json,hybridcore,0x20,0x000001,Atom +GenuineIntel-6-9A,V1.24,/ADL/events/alderlake_goldencove_core.json,hybridcore,0x40,0x000001,Core +GenuineIntel-6-9A,V1.24,/ADL/events/alderlake_uncore.json,uncore,,, +GenuineIntel-6-9A,V1.24,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, +GenuineIntel-6-B7,V1.24,/ADL/events/alderlake_gracemont_core.json,hybridcore,0x20,0x000001,Atom +GenuineIntel-6-B7,V1.24,/ADL/events/alderlake_goldencove_core.json,hybridcore,0x40,0x000001,Core +GenuineIntel-6-B7,V1.24,/ADL/events/alderlake_uncore.json,uncore,,, +GenuineIntel-6-B7,V1.24,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, +GenuineIntel-6-BA,V1.24,/ADL/events/alderlake_gracemont_core.json,hybridcore,0x20,0x000001,Atom +GenuineIntel-6-BA,V1.24,/ADL/events/alderlake_goldencove_core.json,hybridcore,0x40,0x000001,Core +GenuineIntel-6-BA,V1.24,/ADL/events/alderlake_uncore.json,uncore,,, +GenuineIntel-6-BA,V1.24,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, +GenuineIntel-6-BF,V1.24,/ADL/events/alderlake_gracemont_core.json,hybridcore,0x20,0x000001,Atom +GenuineIntel-6-BF,V1.24,/ADL/events/alderlake_goldencove_core.json,hybridcore,0x40,0x000001,Core +GenuineIntel-6-BF,V1.24,/ADL/events/alderlake_uncore.json,uncore,,, +GenuineIntel-6-BF,V1.24,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, +GenuineIntel-6-BE,V1.24,/ADL/events/alderlake_gracemont_core.json,core,,, +GenuineIntel-6-BE,V1.24,/ADL/events/alderlake_uncore.json,uncore,,, +GenuineIntel-6-BE,V1.24,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, GenuineIntel-6-AA,V1.06,/MTL/events/meteorlake_crestmont_core.json,hybridcore,0x20,0x000002,Atom GenuineIntel-6-AA,V1.06,/MTL/events/meteorlake_redwoodcove_core.json,hybridcore,0x40,0x000002,Core GenuineIntel-6-AA,V1.06,/MTL/events/meteorlake_uncore.json,uncore,,, From 62517223080e46bfa9a905a1195c7febae7fdb3e Mon Sep 17 00:00:00 2001 From: Ed Baker Date: Thu, 4 Jan 2024 09:57:10 -0700 Subject: [PATCH 5/8] MTL: Release v1.07 event files This commit releases MTL v1.07 events and updates mapfile.csv accordingly. --- MTL/events/meteorlake_crestmont_core.json | 508 +++++++++++++++++++- MTL/events/meteorlake_redwoodcove_core.json | 108 ++++- MTL/events/meteorlake_uncore.json | 6 +- mapfile.csv | 12 +- 4 files changed, 603 insertions(+), 31 deletions(-) diff --git a/MTL/events/meteorlake_crestmont_core.json b/MTL/events/meteorlake_crestmont_core.json index 83f5d7c6..1b27b1b9 100644 --- a/MTL/events/meteorlake_crestmont_core.json +++ b/MTL/events/meteorlake_crestmont_core.json @@ -1,9 +1,9 @@ { "Header": { "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.", - "Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Meteor Lake performance hybrid architecture - V1.06", - "DatePublished": "10/12/2023", - "Version": "1.06", + "Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Meteor Lake performance hybrid architecture - V1.07", + "DatePublished": "12/04/2023", + "Version": "1.07", "Legend": "" }, "Events": [ @@ -475,6 +475,32 @@ "PDISTCounter": "NA", "Speculative": "1" }, + { + "EventCode": "0x08", + "UMask": "0x02", + "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K", + "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 4K page.", + "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, { "EventCode": "0x08", "UMask": "0x04", @@ -763,7 +789,7 @@ }, { "EventCode": "0x34", - "UMask": "0x68", + "UMask": "0x78", "EventName": "MEM_BOUND_STALLS_LOAD.LLC_MISS", "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the local caches.", "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the local caches.", @@ -789,7 +815,7 @@ }, { "EventCode": "0x34", - "UMask": "0x6f", + "UMask": "0x7f", "EventName": "MEM_BOUND_STALLS_LOAD.ALL", "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an L1 demand load miss.", "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to an L1 demand load miss.", @@ -867,7 +893,7 @@ }, { "EventCode": "0x35", - "UMask": "0x68", + "UMask": "0x78", "EventName": "MEM_BOUND_STALLS_IFETCH.LLC_MISS", "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an icache or itlb miss which missed all the caches.", "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to an icache or itlb miss which missed all the caches.", @@ -893,7 +919,7 @@ }, { "EventCode": "0x35", - "UMask": "0x6f", + "UMask": "0x7f", "EventName": "MEM_BOUND_STALLS_IFETCH.ALL", "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an instruction cache or TLB miss.", "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to an instruction cache or TLB miss.", @@ -995,6 +1021,58 @@ "PDISTCounter": "NA", "Speculative": "1" }, + { + "EventCode": "0x49", + "UMask": "0x02", + "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K", + "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 4K page.", + "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x49", + "UMask": "0x04", + "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M", + "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 2M or 4M page.", + "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, { "EventCode": "0x49", "UMask": "0x0e", @@ -1827,6 +1905,32 @@ "PDISTCounter": "NA", "Speculative": "1" }, + { + "EventCode": "0x85", + "UMask": "0x02", + "EventName": "ITLB_MISSES.WALK_COMPLETED_4K", + "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 4K page.", + "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, { "EventCode": "0x85", "UMask": "0x04", @@ -2373,6 +2477,32 @@ "PDISTCounter": "0,1", "Speculative": "0" }, + { + "EventCode": "0xc4", + "UMask": "0x7e", + "EventName": "BR_INST_RETIRED.COND", + "BriefDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructions retired, includes both taken and not taken branches.", + "PublicDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructions retired, includes both taken and not taken branches.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, { "EventCode": "0xc4", "UMask": "0xbf", @@ -2399,6 +2529,58 @@ "PDISTCounter": "0,1", "Speculative": "0" }, + { + "EventCode": "0xc4", + "UMask": "0xeb", + "EventName": "BR_INST_RETIRED.INDIRECT", + "BriefDescription": "Counts the number of near indirect JMP and near indirect CALL branch instructions retired.", + "PublicDescription": "Counts the number of near indirect JMP and near indirect CALL branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc4", + "UMask": "0xf7", + "EventName": "BR_INST_RETIRED.NEAR_RETURN", + "BriefDescription": "Counts the number of near RET branch instructions retired.", + "PublicDescription": "Counts the number of near RET branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, { "EventCode": "0xc4", "UMask": "0xf9", @@ -2425,6 +2607,84 @@ "PDISTCounter": "0,1", "Speculative": "0" }, + { + "EventCode": "0xc4", + "UMask": "0xfb", + "EventName": "BR_INST_RETIRED.IND_CALL", + "BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.INDIRECT_CALL", + "PublicDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.INDIRECT_CALL", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "1", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc4", + "UMask": "0xfb", + "EventName": "BR_INST_RETIRED.INDIRECT_CALL", + "BriefDescription": "Counts the number of near indirect CALL branch instructions retired.", + "PublicDescription": "Counts the number of near indirect CALL branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc4", + "UMask": "0xfe", + "EventName": "BR_INST_RETIRED.COND_TAKEN", + "BriefDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions retired.", + "PublicDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, { "EventCode": "0xc5", "UMask": "0x00", @@ -2633,6 +2893,188 @@ "PDISTCounter": "0,1", "Speculative": "0" }, + { + "EventCode": "0xc8", + "UMask": "0x01", + "EventName": "FP_FLOPS_RETIRED.DP", + "BriefDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP64]", + "PublicDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP64]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "1", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc8", + "UMask": "0x01", + "EventName": "FP_FLOPS_RETIRED.FP64", + "BriefDescription": "Counts the number of floating point operations that produce 64 bit double precision results [This event is alias to FP_FLOPS_RETIRED.DP]", + "PublicDescription": "Counts the number of floating point operations that produce 64 bit double precision results [This event is alias to FP_FLOPS_RETIRED.DP]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc8", + "UMask": "0x02", + "EventName": "FP_FLOPS_RETIRED.SP", + "BriefDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP32]", + "PublicDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP32]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "1", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc8", + "UMask": "0x02", + "EventName": "FP_FLOPS_RETIRED.FP32", + "BriefDescription": "Counts the number of floating point operations that produce 32 bit single precision results [This event is alias to FP_FLOPS_RETIRED.SP]", + "PublicDescription": "Counts the number of floating point operations that produce 32 bit single precision results [This event is alias to FP_FLOPS_RETIRED.SP]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc8", + "UMask": "0x03", + "EventName": "FP_FLOPS_RETIRED.ALL", + "BriefDescription": "Counts the number of all types of floating point operations per uop with all default weighting", + "PublicDescription": "Counts the number of all types of floating point operations per uop with all default weighting", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xcd", + "UMask": "0x02", + "EventName": "ARITH.FPDIV_ACTIVE", + "BriefDescription": "Counts the number of cycles when any of the floating point dividers are active.", + "PublicDescription": "Counts the number of cycles when any of the floating point dividers are active.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "1", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0xcd", + "UMask": "0x03", + "EventName": "ARITH.DIV_ACTIVE", + "BriefDescription": "Counts the number of cycles when any of the dividers are active.", + "PublicDescription": "Counts the number of cycles when any of the dividers are active.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "1", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, { "EventCode": "0xd0", "UMask": "0x05", @@ -3257,6 +3699,58 @@ "PDISTCounter": "0,1", "Speculative": "0" }, + { + "EventCode": "0xe4", + "UMask": "0x01", + "EventName": "MISC_RETIRED.LBR_INSERTS", + "BriefDescription": "Counts the number of Last Branch Record (LBR) entries. Requires LBRs to be enabled and configured in IA32_LBR_CTL. [This event is alias to LBR_INSERTS.ANY]", + "PublicDescription": "Counts the number of Last Branch Record (LBR) entries. Requires LBRs to be enabled and configured in IA32_LBR_CTL. [This event is alias to LBR_INSERTS.ANY]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xe4", + "UMask": "0x01", + "EventName": "LBR_INSERTS.ANY", + "BriefDescription": "This event is deprecated. [This event is alias to MISC_RETIRED.LBR_INSERTS]", + "PublicDescription": "This event is deprecated. [This event is alias to MISC_RETIRED.LBR_INSERTS]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "1", + "PDISTCounter": "0,1", + "Speculative": "0" + }, { "EventCode": "0xe6", "UMask": "0x01", diff --git a/MTL/events/meteorlake_redwoodcove_core.json b/MTL/events/meteorlake_redwoodcove_core.json index 1da9aeb3..5315e5ca 100644 --- a/MTL/events/meteorlake_redwoodcove_core.json +++ b/MTL/events/meteorlake_redwoodcove_core.json @@ -1,9 +1,9 @@ { "Header": { "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.", - "Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Meteor Lake performance hybrid architecture - V1.06", - "DatePublished": "10/12/2023", - "Version": "1.06", + "Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Meteor Lake performance hybrid architecture - V1.07", + "DatePublished": "12/04/2023", + "Version": "1.07", "Legend": "" }, "Events": [ @@ -4977,8 +4977,34 @@ "EventCode": "0xb3", "UMask": "0x01", "EventName": "FP_ARITH_DISPATCHED.PORT_0", - "BriefDescription": "FP_ARITH_DISPATCHED.PORT_0", - "PublicDescription": "FP_ARITH_DISPATCHED.PORT_0", + "BriefDescription": "FP_ARITH_DISPATCHED.PORT_0 [This event is alias to FP_ARITH_DISPATCHED.V0]", + "PublicDescription": "FP_ARITH_DISPATCHED.PORT_0 [This event is alias to FP_ARITH_DISPATCHED.V0]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0", + "Speculative": "1" + }, + { + "EventCode": "0xb3", + "UMask": "0x01", + "EventName": "FP_ARITH_DISPATCHED.V0", + "BriefDescription": "FP_ARITH_DISPATCHED.V0 [This event is alias to FP_ARITH_DISPATCHED.PORT_0]", + "PublicDescription": "FP_ARITH_DISPATCHED.V0 [This event is alias to FP_ARITH_DISPATCHED.PORT_0]", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "2000003", @@ -5003,8 +5029,34 @@ "EventCode": "0xb3", "UMask": "0x02", "EventName": "FP_ARITH_DISPATCHED.PORT_1", - "BriefDescription": "FP_ARITH_DISPATCHED.PORT_1", - "PublicDescription": "FP_ARITH_DISPATCHED.PORT_1", + "BriefDescription": "FP_ARITH_DISPATCHED.PORT_1 [This event is alias to FP_ARITH_DISPATCHED.V1]", + "PublicDescription": "FP_ARITH_DISPATCHED.PORT_1 [This event is alias to FP_ARITH_DISPATCHED.V1]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0", + "Speculative": "1" + }, + { + "EventCode": "0xb3", + "UMask": "0x02", + "EventName": "FP_ARITH_DISPATCHED.V1", + "BriefDescription": "FP_ARITH_DISPATCHED.V1 [This event is alias to FP_ARITH_DISPATCHED.PORT_1]", + "PublicDescription": "FP_ARITH_DISPATCHED.V1 [This event is alias to FP_ARITH_DISPATCHED.PORT_1]", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "2000003", @@ -5029,8 +5081,34 @@ "EventCode": "0xb3", "UMask": "0x04", "EventName": "FP_ARITH_DISPATCHED.PORT_5", - "BriefDescription": "FP_ARITH_DISPATCHED.PORT_5", - "PublicDescription": "FP_ARITH_DISPATCHED.PORT_5", + "BriefDescription": "FP_ARITH_DISPATCHED.PORT_5 [This event is alias to FP_ARITH_DISPATCHED.V2]", + "PublicDescription": "FP_ARITH_DISPATCHED.PORT_5 [This event is alias to FP_ARITH_DISPATCHED.V2]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0", + "Speculative": "1" + }, + { + "EventCode": "0xb3", + "UMask": "0x04", + "EventName": "FP_ARITH_DISPATCHED.V2", + "BriefDescription": "FP_ARITH_DISPATCHED.V2 [This event is alias to FP_ARITH_DISPATCHED.PORT_5]", + "PublicDescription": "FP_ARITH_DISPATCHED.V2 [This event is alias to FP_ARITH_DISPATCHED.PORT_5]", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "2000003", @@ -5088,13 +5166,13 @@ "SampleAfterValue": "2000003", "MSRIndex": "0x00", "MSRValue": "0x00", - "Precise": "0", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "0", + "PEBS": "1", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", @@ -5114,13 +5192,13 @@ "SampleAfterValue": "2000003", "MSRIndex": "0x00", "MSRValue": "0x00", - "Precise": "0", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "0", + "PEBS": "1", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", @@ -5140,13 +5218,13 @@ "SampleAfterValue": "2000003", "MSRIndex": "0x00", "MSRValue": "0x00", - "Precise": "0", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "0", + "PEBS": "1", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", diff --git a/MTL/events/meteorlake_uncore.json b/MTL/events/meteorlake_uncore.json index fa299031..b1a71466 100644 --- a/MTL/events/meteorlake_uncore.json +++ b/MTL/events/meteorlake_uncore.json @@ -1,9 +1,9 @@ { "Header": { "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.", - "Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Meteor Lake performance hybrid architecture - V1.06", - "DatePublished": "10/12/2023", - "Version": "1.06", + "Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Meteor Lake performance hybrid architecture - V1.07", + "DatePublished": "12/04/2023", + "Version": "1.07", "Legend": "" }, "Events": [ diff --git a/mapfile.csv b/mapfile.csv index 07ab29c8..482a045f 100644 --- a/mapfile.csv +++ b/mapfile.csv @@ -152,12 +152,12 @@ GenuineIntel-6-BF,V1.24,/ADL/events/alderlake_uncore_experimental.json,uncore ex GenuineIntel-6-BE,V1.24,/ADL/events/alderlake_gracemont_core.json,core,,, GenuineIntel-6-BE,V1.24,/ADL/events/alderlake_uncore.json,uncore,,, GenuineIntel-6-BE,V1.24,/ADL/events/alderlake_uncore_experimental.json,uncore experimental,,, -GenuineIntel-6-AA,V1.06,/MTL/events/meteorlake_crestmont_core.json,hybridcore,0x20,0x000002,Atom -GenuineIntel-6-AA,V1.06,/MTL/events/meteorlake_redwoodcove_core.json,hybridcore,0x40,0x000002,Core -GenuineIntel-6-AA,V1.06,/MTL/events/meteorlake_uncore.json,uncore,,, -GenuineIntel-6-AC,V1.06,/MTL/events/meteorlake_crestmont_core.json,hybridcore,0x20,0x000002,Atom -GenuineIntel-6-AC,V1.06,/MTL/events/meteorlake_redwoodcove_core.json,hybridcore,0x40,0x000002,Core -GenuineIntel-6-AC,V1.06,/MTL/events/meteorlake_uncore.json,uncore,,, +GenuineIntel-6-AA,V1.07,/MTL/events/meteorlake_crestmont_core.json,hybridcore,0x20,0x000002,Atom +GenuineIntel-6-AA,V1.07,/MTL/events/meteorlake_redwoodcove_core.json,hybridcore,0x40,0x000002,Core +GenuineIntel-6-AA,V1.07,/MTL/events/meteorlake_uncore.json,uncore,,, +GenuineIntel-6-AC,V1.07,/MTL/events/meteorlake_crestmont_core.json,hybridcore,0x20,0x000002,Atom +GenuineIntel-6-AC,V1.07,/MTL/events/meteorlake_redwoodcove_core.json,hybridcore,0x40,0x000002,Core +GenuineIntel-6-AC,V1.07,/MTL/events/meteorlake_uncore.json,uncore,,, GenuineIntel-6-AD,V1.01,/GNR/events/graniterapids_core.json,core,,, GenuineIntel-6-AE,V1.01,/GNR/events/graniterapids_core.json,core,,, GenuineIntel-6-AF,V1.00,/SRF/events/sierraforest_core.json,core,,, From 282a6951fd9f025cff6c8c0ea16b1fcec786a4cd Mon Sep 17 00:00:00 2001 From: Ed Baker Date: Thu, 4 Jan 2024 09:57:10 -0700 Subject: [PATCH 6/8] TGL: Release v1.15 event files This commit releases TGL v1.15 events and updates mapfile.csv accordingly. --- TGL/events/tigerlake_core.json | 34 +++---------------- TGL/events/tigerlake_uncore.json | 18 +++++++--- TGL/events/tigerlake_uncore_experimental.json | 14 ++++++-- mapfile.csv | 12 +++---- 4 files changed, 36 insertions(+), 42 deletions(-) diff --git a/TGL/events/tigerlake_core.json b/TGL/events/tigerlake_core.json index 710a2bf6..87a7ffb1 100644 --- a/TGL/events/tigerlake_core.json +++ b/TGL/events/tigerlake_core.json @@ -1,9 +1,9 @@ { "Header": { "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.", - "Info": "Performance Monitoring Events for 11th Generation Intel(R) Core(TM) Processor - V1.13", - "DatePublished": "06/08/2023", - "Version": "1.13", + "Info": "Performance Monitoring Events for 11th Generation Intel(R) Core(TM) Processor - V1.15", + "DatePublished": "12/01/2023", + "Version": "1.15", "Legend": "" }, "Events": [ @@ -924,7 +924,7 @@ "UMask": "0x20", "EventName": "CORE_POWER.LVL2_TURBO_LICENSE", "BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.", - "PublicDescription": "Core cycles where the core was running with power-delivery for license level 2 (introduced in Skylake Server microarchtecture). This includes high current AVX 512-bit instructions.", + "PublicDescription": "Core cycles where the core was running with power-delivery for license level 2 (introduced in Skylake Server microarchitecture). This includes high current AVX 512-bit instructions.", "Counter": "0,1,2,3", "PEBScounters": "0,1,2,3", "SampleAfterValue": "200003", @@ -1644,7 +1644,7 @@ "UMask": "0x01", "EventName": "RS_EVENTS.EMPTY_CYCLES", "BriefDescription": "Cycles when Reservation Station (RS) is empty for the thread", - "PublicDescription": "Counts cycles during which the reservation station (RS) is empty for this logical processor. This is usually caused when the front-end pipeline runs into stravation periods (e.g. branch mispredictions or i-cache misses)", + "PublicDescription": "Counts cycles during which the reservation station (RS) is empty for this logical processor. This is usually caused when the front-end pipeline runs into starvation periods (e.g. branch mispredictions or i-cache misses)", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "1000003", @@ -2959,30 +2959,6 @@ "Deprecated": "0", "Speculative": "1" }, - { - "EventCode": "0xa4", - "UMask": "0x08", - "EventName": "TOPDOWN.BR_MISPREDICT_SLOTS", - "BriefDescription": "TMA slots wasted due to incorrect speculation by branch mispredictions", - "PublicDescription": "Number of TMA slots that were wasted due to incorrect speculation by branch mispredictions. This event estimates number of operations that were issued but not retired from the speculative path as well as the out-of-order engine recovery past a branch misprediction.", - "Counter": "0,1,2,3,4,5,6,7", - "PEBScounters": "0,1,2,3,4,5,6,7", - "SampleAfterValue": "10000003", - "MSRIndex": "0x00", - "MSRValue": "0x00", - "CollectPEBSRecord": "2", - "TakenAlone": "0", - "CounterMask": "0", - "Invert": "0", - "EdgeDetect": "0", - "PEBS": "0", - "Data_LA": "0", - "L1_Hit_Indication": "0", - "Errata": "null", - "Offcore": "0", - "Deprecated": "0", - "Speculative": "1" - }, { "EventCode": "0xa6", "UMask": "0x02", diff --git a/TGL/events/tigerlake_uncore.json b/TGL/events/tigerlake_uncore.json index 78268fca..9bc240fc 100644 --- a/TGL/events/tigerlake_uncore.json +++ b/TGL/events/tigerlake_uncore.json @@ -1,9 +1,9 @@ { "Header": { "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.", - "Info": "Performance Monitoring Events for 11th Generation Intel(R) Core(TM) Processor - V1.13", - "DatePublished": "06/08/2023", - "Version": "1.13", + "Info": "Performance Monitoring Events for 11th Generation Intel(R) Core(TM) Processor - V1.15", + "DatePublished": "12/01/2023", + "Version": "1.15", "Legend": "" }, "Events": [ @@ -18,6 +18,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "PGMABLE" }, { @@ -31,6 +32,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "PGMABLE" }, { @@ -40,10 +42,11 @@ "EventName": "UNC_CLOCK.SOCKET", "BriefDescription": "UNC_CLOCK.SOCKET", "PublicDescription": "UNC_CLOCK.SOCKET", - "Counter": "Fixed", + "Counter": "FIXED", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "PGMABLE" }, { @@ -57,6 +60,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "FREERUN" }, { @@ -70,6 +74,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "FREERUN" }, { @@ -83,6 +88,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "FREERUN" }, { @@ -96,6 +102,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "FREERUN" }, { @@ -109,6 +116,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "FREERUN" }, { @@ -122,6 +130,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "FREERUN" }, { @@ -135,6 +144,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "PGMABLE" } ] diff --git a/TGL/events/tigerlake_uncore_experimental.json b/TGL/events/tigerlake_uncore_experimental.json index 613c2b5c..22382d31 100644 --- a/TGL/events/tigerlake_uncore_experimental.json +++ b/TGL/events/tigerlake_uncore_experimental.json @@ -1,9 +1,9 @@ { "Header": { "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.", - "Info": "Performance Monitoring Events for 11th Generation Intel(R) Core(TM) Processor - V1.13", - "DatePublished": "06/08/2023", - "Version": "1.13", + "Info": "Performance Monitoring Events for 11th Generation Intel(R) Core(TM) Processor - V1.15", + "DatePublished": "12/01/2023", + "Version": "1.15", "Legend": "" }, "Events": [ @@ -18,6 +18,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "PGMABLE" }, { @@ -31,6 +32,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "PGMABLE" }, { @@ -44,6 +46,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "1", "CounterType": "PGMABLE" }, { @@ -57,6 +60,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "PGMABLE" }, { @@ -70,6 +74,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "PGMABLE" }, { @@ -83,6 +88,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "1", "CounterType": "PGMABLE" }, { @@ -96,6 +102,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "PGMABLE" }, { @@ -109,6 +116,7 @@ "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", + "Deprecated": "0", "CounterType": "PGMABLE" } ] diff --git a/mapfile.csv b/mapfile.csv index 482a045f..f3ef43c3 100644 --- a/mapfile.csv +++ b/mapfile.csv @@ -109,12 +109,12 @@ GenuineIntel-6-A7,V1.01,/RKL/events/rocketlake_uncore_experimental.json,uncore e GenuineIntel-6-86,V1.21,/SNR/events/snowridgex_core.json,core,,, GenuineIntel-6-86,V1.21,/SNR/events/snowridgex_uncore.json,uncore,,, GenuineIntel-6-86,V1.21,/SNR/events/snowridgex_uncore_experimental.json,uncore experimental,,, -GenuineIntel-6-8C,V1.13,/TGL/events/tigerlake_core.json,core,,, -GenuineIntel-6-8D,V1.13,/TGL/events/tigerlake_core.json,core,,, -GenuineIntel-6-8C,V1.13,/TGL/events/tigerlake_uncore.json,uncore,,, -GenuineIntel-6-8D,V1.13,/TGL/events/tigerlake_uncore.json,uncore,,, -GenuineIntel-6-8C,V1.13,/TGL/events/tigerlake_uncore_experimental.json,uncore experimental,,, -GenuineIntel-6-8D,V1.13,/TGL/events/tigerlake_uncore_experimental.json,uncore experimental,,, +GenuineIntel-6-8C,V1.15,/TGL/events/tigerlake_core.json,core,,, +GenuineIntel-6-8D,V1.15,/TGL/events/tigerlake_core.json,core,,, +GenuineIntel-6-8C,V1.15,/TGL/events/tigerlake_uncore.json,uncore,,, +GenuineIntel-6-8D,V1.15,/TGL/events/tigerlake_uncore.json,uncore,,, +GenuineIntel-6-8C,V1.15,/TGL/events/tigerlake_uncore_experimental.json,uncore experimental,,, +GenuineIntel-6-8D,V1.15,/TGL/events/tigerlake_uncore_experimental.json,uncore experimental,,, GenuineIntel-6-8F,V1.17,/SPR/events/sapphirerapids_core.json,core,,, GenuineIntel-6-8F,V1.17,/SPR/events/sapphirerapids_uncore.json,uncore,,, GenuineIntel-6-8F,V1.17,/SPR/events/sapphirerapids_uncore_experimental.json,uncore experimental,,, From 211d60716509d8248e57450e434de98cc6e511d8 Mon Sep 17 00:00:00 2001 From: Ed Baker Date: Tue, 16 Jan 2024 13:28:52 -0700 Subject: [PATCH 7/8] GRR: Release v1.01 event files This commit releases GRR v1.01 events and updates mapfile.csv accordingly. --- GRR/events/grandridge_core.json | 3334 +++++++++++- GRR/events/grandridge_uncore.json | 4457 +++++++++++++++++ .../grandridge_uncore_experimental.json | 2639 ++++++++++ mapfile.csv | 4 +- 4 files changed, 10182 insertions(+), 252 deletions(-) create mode 100644 GRR/events/grandridge_uncore.json create mode 100644 GRR/events/grandridge_uncore_experimental.json diff --git a/GRR/events/grandridge_core.json b/GRR/events/grandridge_core.json index 04df1507..0c4eb89a 100644 --- a/GRR/events/grandridge_core.json +++ b/GRR/events/grandridge_core.json @@ -1,9 +1,9 @@ { "Header": { - "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.", - "Info": "Performance Monitoring Events for Intel(R) Grand Ridge Family - V1.00", - "DatePublished": "04/11/2023", - "Version": "1.00", + "Copyright": "Copyright (c) 2001 - 2024 Intel Corporation. All rights reserved.", + "Info": "Performance Monitoring Events for Intel(R) Grand Ridge Base Transceiver Station Family - V1.01", + "DatePublished": "01/16/2024", + "Version": "1.01", "Legend": "" }, "Events": [ @@ -18,6 +18,7 @@ "SampleAfterValue": "2000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -29,6 +30,7 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "32", "Speculative": "0" }, { @@ -42,6 +44,7 @@ "SampleAfterValue": "2000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -53,6 +56,7 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { @@ -66,6 +70,7 @@ "SampleAfterValue": "2000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -77,6 +82,7 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { @@ -90,6 +96,7 @@ "SampleAfterValue": "2000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -101,91 +108,99 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { - "EventCode": "0x08", - "UMask": "0x0e", - "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED", - "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 1G page.", - "PublicDescription": "Counts the number of page walks completed due to load DTLB misses to a 1G page.", + "EventCode": "0x03", + "UMask": "0x01", + "EventName": "LD_BLOCKS.DATA_UNKNOWN", + "BriefDescription": "Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.", + "PublicDescription": "Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "1000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "0", + "PEBS": "1", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", - "Speculative": "1" + "PDISTCounter": "0,1", + "Speculative": "0" }, { - "EventCode": "0x2e", - "UMask": "0x41", - "EventName": "LONGEST_LAT_CACHE.MISS", - "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.", - "PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.", + "EventCode": "0x03", + "UMask": "0x02", + "EventName": "LD_BLOCKS.STORE_FORWARD", + "BriefDescription": "Counts the number of retired loads that are blocked because its address partially overlapped with an older store.", + "PublicDescription": "Counts the number of retired loads that are blocked because its address partially overlapped with an older store.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", - "SampleAfterValue": "200003", + "SampleAfterValue": "1000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "0", + "PEBS": "1", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", - "Speculative": "1" + "PDISTCounter": "0,1", + "Speculative": "0" }, { - "EventCode": "0x2e", - "UMask": "0x4f", - "EventName": "LONGEST_LAT_CACHE.REFERENCE", - "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.", - "PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.", + "EventCode": "0x03", + "UMask": "0x04", + "EventName": "LD_BLOCKS.ADDRESS_ALIAS", + "BriefDescription": "Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.", + "PublicDescription": "Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", - "SampleAfterValue": "200003", + "SampleAfterValue": "1000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "0", + "PEBS": "1", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", - "Speculative": "1" + "PDISTCounter": "0,1", + "Speculative": "0" }, { - "EventCode": "0x3c", - "UMask": "0x00", - "EventName": "CPU_CLK_UNHALTED.CORE_P", - "BriefDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.THREAD_P]", - "PublicDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.THREAD_P]", + "EventCode": "0x04", + "UMask": "0x01", + "EventName": "MEM_SCHEDULER_BLOCK.ST_BUF", + "BriefDescription": "Counts the number of cycles that uops are blocked due to a store buffer full condition.", + "PublicDescription": "Counts the number of cycles that uops are blocked due to a store buffer full condition.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", - "SampleAfterValue": "2000003", + "SampleAfterValue": "20003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -197,19 +212,21 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { - "EventCode": "0x3c", - "UMask": "0x00", - "EventName": "CPU_CLK_UNHALTED.THREAD_P", - "BriefDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.CORE_P]", - "PublicDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.CORE_P]", + "EventCode": "0x04", + "UMask": "0x02", + "EventName": "MEM_SCHEDULER_BLOCK.LD_BUF", + "BriefDescription": "Counts the number of cycles that uops are blocked due to a load buffer full condition.", + "PublicDescription": "Counts the number of cycles that uops are blocked due to a load buffer full condition.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", - "SampleAfterValue": "2000003", + "SampleAfterValue": "20003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -221,19 +238,21 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { - "EventCode": "0x3c", - "UMask": "0x01", - "EventName": "CPU_CLK_UNHALTED.REF_TSC_P", - "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.", - "PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses a programmable general purpose performance counter.", + "EventCode": "0x04", + "UMask": "0x04", + "EventName": "MEM_SCHEDULER_BLOCK.RSV", + "BriefDescription": "Counts the number of cycles that uops are blocked due to an RSV full condition.", + "PublicDescription": "Counts the number of cycles that uops are blocked due to an RSV full condition.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", - "SampleAfterValue": "2000003", + "SampleAfterValue": "20003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -245,19 +264,21 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { - "EventCode": "0x49", - "UMask": "0x0e", - "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED", - "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 1G page.", - "PublicDescription": "Counts the number of page walks completed due to store DTLB misses to a 1G page.", + "EventCode": "0x04", + "UMask": "0x07", + "EventName": "MEM_SCHEDULER_BLOCK.ALL", + "BriefDescription": "Counts the number of cycles that uops are blocked for any of the following reasons: load buffer, store buffer or RSV full.", + "PublicDescription": "Counts the number of cycles that uops are blocked for any of the following reasons: load buffer, store buffer or RSV full.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", - "SampleAfterValue": "1000003", + "SampleAfterValue": "20003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -269,19 +290,21 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { - "EventCode": "0x71", - "UMask": "0x00", - "EventName": "TOPDOWN_FE_BOUND.ALL", - "BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls", - "PublicDescription": "Counts the number of retirement slots not consumed due to front end stalls", + "EventCode": "0x05", + "UMask": "0x81", + "EventName": "LD_HEAD.L1_MISS_AT_RET", + "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DL1 miss.", + "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DL1 miss.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "1000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -293,43 +316,47 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { - "EventCode": "0x72", - "UMask": "0x00", - "EventName": "TOPDOWN_RETIRING.ALL", - "BriefDescription": "Counts the number of consumed retirement slots. Similar to UOPS_RETIRED.ALL", - "PublicDescription": "Counts the number of consumed retirement slots. Similar to UOPS_RETIRED.ALL", + "EventCode": "0x05", + "UMask": "0x84", + "EventName": "LD_HEAD.ST_ADDR_AT_RET", + "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a store address match.", + "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a store address match.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "1000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "1", + "PEBS": "0", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", - "Speculative": "0" + "PDISTCounter": "NA", + "Speculative": "1" }, { - "EventCode": "0x73", - "UMask": "0x00", - "EventName": "TOPDOWN_BAD_SPECULATION.ALL", - "BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.", - "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.", + "EventCode": "0x05", + "UMask": "0x90", + "EventName": "LD_HEAD.DTLB_MISS_AT_RET", + "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DTLB miss.", + "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DTLB miss.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "1000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -341,19 +368,21 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { - "EventCode": "0x74", - "UMask": "0x00", - "EventName": "TOPDOWN_BE_BOUND.ALL", - "BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls", - "PublicDescription": "Counts the number of retirement slots not consumed due to backend stalls", + "EventCode": "0x05", + "UMask": "0xa0", + "EventName": "LD_HEAD.PGWALK_AT_RET", + "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a pagewalk.", + "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a pagewalk.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "1000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -365,19 +394,21 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { - "EventCode": "0x80", - "UMask": "0x02", - "EventName": "ICACHE.MISSES", - "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are not present. -", - "PublicDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are not present. -", + "EventCode": "0x05", + "UMask": "0xc0", + "EventName": "LD_HEAD.OTHER_AT_RET", + "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to other block cases.", + "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to other block cases such as pipeline conflicts, fences, etc.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", - "SampleAfterValue": "200003", + "SampleAfterValue": "1000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -389,19 +420,21 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { - "EventCode": "0x80", - "UMask": "0x03", - "EventName": "ICACHE.ACCESSES", - "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump.", - "PublicDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump.", + "EventCode": "0x05", + "UMask": "0xf4", + "EventName": "LD_HEAD.L1_BOUND_AT_RET", + "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a core bound stall including a store address match, a DTLB miss or a page walk that detains the load from retiring.", + "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a core bound stall including a store address match, a DTLB miss or a page walk that detains the load from retiring.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", - "SampleAfterValue": "200003", + "SampleAfterValue": "1000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -413,19 +446,21 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { - "EventCode": "0x85", - "UMask": "0x0e", - "EventName": "ITLB_MISSES.WALK_COMPLETED", - "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to any page size.", - "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.", + "EventCode": "0x05", + "UMask": "0xff", + "EventName": "LD_HEAD.ANY_AT_RET", + "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to any number of reasons, including an L1 miss, WCB full, pagewalk, store address block or store data block, on a load that retires.", + "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to any number of reasons, including an L1 miss, WCB full, pagewalk, store address block or store data block, on a load that retires.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", - "SampleAfterValue": "200003", + "SampleAfterValue": "1000003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", @@ -437,392 +472,3181 @@ "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "NA", "Speculative": "1" }, { - "EventCode": "0xc0", - "UMask": "0x00", - "EventName": "INST_RETIRED.ANY_P", - "BriefDescription": "Counts the number of instructions retired", - "PublicDescription": "Counts the number of instructions retired", + "EventCode": "0x08", + "UMask": "0x02", + "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K", + "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 4K page.", + "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", - "SampleAfterValue": "2000003", + "SampleAfterValue": "200003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "1", + "PEBS": "0", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", - "Speculative": "0" + "PDISTCounter": "NA", + "Speculative": "1" }, { - "EventCode": "0xc4", - "UMask": "0x00", - "EventName": "BR_INST_RETIRED.ALL_BRANCHES", - "BriefDescription": "Counts the total number of branch instructions retired for all branch types.", - "PublicDescription": "Counts the total number of instructions in which the instruction pointer (IP) of the processor is resteered due to a branch instruction and the branch instruction successfully retires. All branch type instructions are accounted for.", + "EventCode": "0x08", + "UMask": "0x04", + "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M", + "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 2M or 4M page.", + "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "200003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "1", + "PEBS": "0", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", - "Speculative": "0" + "PDISTCounter": "NA", + "Speculative": "1" }, { - "EventCode": "0xc5", - "UMask": "0x00", - "EventName": "BR_MISP_RETIRED.ALL_BRANCHES", - "BriefDescription": "Counts the total number of mispredicted branch instructions retired for all branch types.", - "PublicDescription": "Counts the total number of mispredicted branch instructions retired. All branch type instructions are accounted for. Prediction of the branch target address enables the processor to begin executing instructions before the non-speculative execution path is known. The branch prediction unit (BPU) predicts the target address based on the instruction pointer (IP) of the branch and on the execution path through which execution reached this IP. A branch misprediction occurs when the prediction is wrong, and results in discarding all instructions executed in the speculative path and re-fetching from the correct path.", + "EventCode": "0x08", + "UMask": "0x0e", + "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED", + "BriefDescription": "Counts the number of page walks completed due to load DTLB misses.", + "PublicDescription": "Counts the number of page walks completed due to load DTLB misses.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "200003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "1", + "PEBS": "0", "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", - "Speculative": "0" + "PDISTCounter": "NA", + "Speculative": "1" }, { - "EventCode": "0xd0", - "UMask": "0x05", - "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8", - "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "Counter": "0,1", - "PEBScounters": "0,1", - "SampleAfterValue": "1000003", - "MSRIndex": "0x3F6", - "MSRValue": "0x8", + "EventCode": "0x08", + "UMask": "0x10", + "EventName": "DTLB_LOAD_MISSES.WALK_PENDING", + "BriefDescription": "Counts the number of page walks outstanding for Loads (demand or SW prefetch) in PMH every cycle.", + "PublicDescription": "Counts the number of page walks outstanding for Loads (demand or SW prefetch) in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", - "TakenAlone": "1", + "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "2", - "Data_LA": "1", + "PEBS": "0", + "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", - "Speculative": "0" + "PDISTCounter": "NA", + "Speculative": "1" }, { - "EventCode": "0xd0", - "UMask": "0x05", - "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64", - "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "Counter": "0,1", - "PEBScounters": "0,1", - "SampleAfterValue": "1000003", - "MSRIndex": "0x3F6", - "MSRValue": "0x40", + "EventCode": "0x08", + "UMask": "0x20", + "EventName": "DTLB_LOAD_MISSES.STLB_HIT", + "BriefDescription": "Counts the number of first level TLB misses but second level hits due to a demand load that did not start a page walk. Accounts for all page sizes. Will result in a DTLB write from STLB.", + "PublicDescription": "Counts the number of first level TLB misses but second level hits due to a demand load that did not start a page walk. Accounts for all page sizes. Will result in a DTLB write from STLB.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", - "TakenAlone": "1", + "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "2", - "Data_LA": "1", + "PEBS": "0", + "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", - "Speculative": "0" + "PDISTCounter": "NA", + "Speculative": "1" }, { - "EventCode": "0xd0", - "UMask": "0x05", - "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512", - "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "Counter": "0,1", - "PEBScounters": "0,1", + "EventCode": "0x0e", + "UMask": "0x00", + "EventName": "UOPS_ISSUED.ANY", + "BriefDescription": "Counts the number of uops issued by the front end every cycle.", + "PublicDescription": "Counts the number of uops issued by the front end every cycle. When 4-uops are requested and only 2-uops are delivered, the event counts 2. Uops_issued correlates to the number of ROB entries. If uop takes 2 ROB slots it counts as 2 uops_issued.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "1000003", - "MSRIndex": "0x3F6", - "MSRValue": "0x200", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", "CollectPEBSRecord": "2", - "TakenAlone": "1", + "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "2", - "Data_LA": "1", + "PEBS": "0", + "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", - "Speculative": "0" + "PDISTCounter": "NA", + "Speculative": "1" }, { - "EventCode": "0xd0", - "UMask": "0x05", - "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4", - "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "Counter": "0,1", - "PEBScounters": "0,1", - "SampleAfterValue": "1000003", - "MSRIndex": "0x3F6", - "MSRValue": "0x4", + "EventCode": "0x13", + "UMask": "0x02", + "EventName": "MISALIGN_MEM_REF.LOAD_PAGE_SPLIT", + "BriefDescription": "Counts misaligned loads that are 4K page splits.", + "PublicDescription": "Counts misaligned loads that are 4K page splits.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", - "TakenAlone": "1", + "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "2", - "Data_LA": "1", + "PEBS": "1", + "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "0,1", "Speculative": "0" }, { - "EventCode": "0xd0", - "UMask": "0x05", - "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32", - "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "Counter": "0,1", - "PEBScounters": "0,1", - "SampleAfterValue": "1000003", - "MSRIndex": "0x3F6", - "MSRValue": "0x20", + "EventCode": "0x13", + "UMask": "0x04", + "EventName": "MISALIGN_MEM_REF.STORE_PAGE_SPLIT", + "BriefDescription": "Counts misaligned stores that are 4K page splits.", + "PublicDescription": "Counts misaligned stores that are 4K page splits.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", - "TakenAlone": "1", + "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "2", - "Data_LA": "1", + "PEBS": "1", + "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "0,1", "Speculative": "0" }, { - "EventCode": "0xd0", - "UMask": "0x05", - "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256", - "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "EventCode": "0x2e", + "UMask": "0x41", + "EventName": "LONGEST_LAT_CACHE.MISS", + "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.", + "PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x2e", + "UMask": "0x4f", + "EventName": "LONGEST_LAT_CACHE.REFERENCE", + "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.", + "PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x34", + "UMask": "0x01", + "EventName": "MEM_BOUND_STALLS_LOAD.L2_HIT", + "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.", + "PublicDescription": "Counts the number of cycles a core is stalled due to a demand load which hit in the L2 cache.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x34", + "UMask": "0x06", + "EventName": "MEM_BOUND_STALLS_LOAD.LLC_HIT", + "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC.", + "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x34", + "UMask": "0x78", + "EventName": "MEM_BOUND_STALLS_LOAD.LLC_MISS", + "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the local caches.", + "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the local caches.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x34", + "UMask": "0x7f", + "EventName": "MEM_BOUND_STALLS_LOAD.ALL", + "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an L1 demand load miss.", + "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to an L1 demand load miss.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x35", + "UMask": "0x01", + "EventName": "MEM_BOUND_STALLS_IFETCH.L2_HIT", + "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.", + "PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the L2 cache.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x35", + "UMask": "0x06", + "EventName": "MEM_BOUND_STALLS_IFETCH.LLC_HIT", + "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an icache or itlb miss which hit in the LLC.", + "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to an icache or itlb miss which hit in the LLC.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x35", + "UMask": "0x78", + "EventName": "MEM_BOUND_STALLS_IFETCH.LLC_MISS", + "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an icache or itlb miss which missed all the caches.", + "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to an icache or itlb miss which missed all the caches.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x35", + "UMask": "0x7f", + "EventName": "MEM_BOUND_STALLS_IFETCH.ALL", + "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an instruction cache or TLB miss.", + "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to an instruction cache or TLB miss.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x3c", + "UMask": "0x00", + "EventName": "CPU_CLK_UNHALTED.CORE_P", + "BriefDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.THREAD_P]", + "PublicDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.THREAD_P]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x3c", + "UMask": "0x00", + "EventName": "CPU_CLK_UNHALTED.THREAD_P", + "BriefDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.CORE_P]", + "PublicDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.CORE_P]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x3c", + "UMask": "0x01", + "EventName": "CPU_CLK_UNHALTED.REF_TSC_P", + "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.", + "PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses a programmable general purpose performance counter.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x49", + "UMask": "0x02", + "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K", + "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 4K page.", + "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x49", + "UMask": "0x04", + "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M", + "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 2M or 4M page.", + "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x49", + "UMask": "0x0e", + "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED", + "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 1G page.", + "PublicDescription": "Counts the number of page walks completed due to store DTLB misses to a 1G page.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x49", + "UMask": "0x10", + "EventName": "DTLB_STORE_MISSES.WALK_PENDING", + "BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle.", + "PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x49", + "UMask": "0x20", + "EventName": "DTLB_STORE_MISSES.STLB_HIT", + "BriefDescription": "Counts the number of first level TLB misses but second level hits due to stores that did not start a page walk. Accounts for all pages sizes. Will result in a DTLB write from STLB.", + "PublicDescription": "Counts the number of first level TLB misses but second level hits due to stores that did not start a page walk. Accounts for all pages sizes. Will result in a DTLB write from STLB.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x71", + "UMask": "0x00", + "EventName": "TOPDOWN_FE_BOUND.ALL", + "BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls", + "PublicDescription": "Counts the number of retirement slots not consumed due to front end stalls", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x71", + "UMask": "0x01", + "EventName": "TOPDOWN_FE_BOUND.CISC", + "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to ms", + "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to ms", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x71", + "UMask": "0x02", + "EventName": "TOPDOWN_FE_BOUND.BRANCH_DETECT", + "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BAClear", + "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BAClear", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x71", + "UMask": "0x04", + "EventName": "TOPDOWN_FE_BOUND.PREDECODE", + "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to predecode wrong", + "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to predecode wrong", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x71", + "UMask": "0x08", + "EventName": "TOPDOWN_FE_BOUND.DECODE", + "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stall", + "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stall", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x71", + "UMask": "0x10", + "EventName": "TOPDOWN_FE_BOUND.ITLB_MISS", + "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to itlb miss [This event is alias to TOPDOWN_FE_BOUND.ITLB]", + "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to itlb miss [This event is alias to TOPDOWN_FE_BOUND.ITLB]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x71", + "UMask": "0x10", + "EventName": "TOPDOWN_FE_BOUND.ITLB", + "BriefDescription": "This event is deprecated. [This event is alias to TOPDOWN_FE_BOUND.ITLB_MISS]", + "PublicDescription": "This event is deprecated. [This event is alias to TOPDOWN_FE_BOUND.ITLB_MISS]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "1", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x71", + "UMask": "0x20", + "EventName": "TOPDOWN_FE_BOUND.ICACHE", + "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to an icache miss", + "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to an icache miss", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x71", + "UMask": "0x40", + "EventName": "TOPDOWN_FE_BOUND.BRANCH_RESTEER", + "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTClear", + "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTClear", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x71", + "UMask": "0x72", + "EventName": "TOPDOWN_FE_BOUND.FRONTEND_LATENCY", + "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to latency related stalls including BACLEARs, BTCLEARs, ITLB misses, and ICache misses.", + "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to latency related stalls including BACLEARs, BTCLEARs, ITLB misses, and ICache misses.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x71", + "UMask": "0x80", + "EventName": "TOPDOWN_FE_BOUND.OTHER", + "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend that do not categorize into any other common frontend stall", + "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend that do not categorize into any other common frontend stall", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x71", + "UMask": "0x8d", + "EventName": "TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH", + "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.", + "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x72", + "UMask": "0x00", + "EventName": "TOPDOWN_RETIRING.ALL", + "BriefDescription": "Counts the number of consumed retirement slots. Similar to UOPS_RETIRED.ALL", + "PublicDescription": "Counts the number of consumed retirement slots. Similar to UOPS_RETIRED.ALL", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0x73", + "UMask": "0x00", + "EventName": "TOPDOWN_BAD_SPECULATION.ALL", + "BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.", + "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x73", + "UMask": "0x01", + "EventName": "TOPDOWN_BAD_SPECULATION.NUKE", + "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a machine clear (nuke).", + "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a machine clear (nuke).", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x73", + "UMask": "0x02", + "EventName": "TOPDOWN_BAD_SPECULATION.FASTNUKE", + "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Fast Nukes such as Memory Ordering Machine clears and MRN nukes", + "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Fast Nukes such as Memory Ordering Machine clears and MRN nukes", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x73", + "UMask": "0x03", + "EventName": "TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS", + "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.", + "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x73", + "UMask": "0x04", + "EventName": "TOPDOWN_BAD_SPECULATION.MISPREDICT", + "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Branch Mispredict", + "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Branch Mispredict", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x74", + "UMask": "0x00", + "EventName": "TOPDOWN_BE_BOUND.ALL", + "BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls", + "PublicDescription": "Counts the number of retirement slots not consumed due to backend stalls", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x74", + "UMask": "0x01", + "EventName": "TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS", + "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to due to certain allocation restrictions", + "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to due to certain allocation restrictions", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x74", + "UMask": "0x02", + "EventName": "TOPDOWN_BE_BOUND.MEM_SCHEDULER", + "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stall (scheduler not being able to accept another uop). This could be caused by RSV full or load/store buffer block.", + "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stall (scheduler not being able to accept another uop). This could be caused by RSV full or load/store buffer block.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x74", + "UMask": "0x08", + "EventName": "TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER", + "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to IEC and FPC RAT stalls - which can be due to the FIQ and IEC reservation station stall (integer, FP and SIMD scheduler not being able to accept another uop. )", + "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to IEC and FPC RAT stalls - which can be due to the FIQ and IEC reservation station stall (integer, FP and SIMD scheduler not being able to accept another uop. )", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x74", + "UMask": "0x10", + "EventName": "TOPDOWN_BE_BOUND.SERIALIZATION", + "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to iq/jeu scoreboards or ms scb", + "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to iq/jeu scoreboards or ms scb", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x74", + "UMask": "0x20", + "EventName": "TOPDOWN_BE_BOUND.REGISTER", + "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to mrbl stall. A 'marble' refers to a physical register file entry, also known as the physical destination (PDST).", + "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to mrbl stall. A 'marble' refers to a physical register file entry, also known as the physical destination (PDST).", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x75", + "UMask": "0x04", + "EventName": "SERIALIZATION.C01_MS_SCB", + "BriefDescription": "Counts the number of issue slots in a UMWAIT or TPAUSE instruction where no uop issues due to the instruction putting the CPU into the C0.1 activity state.", + "PublicDescription": "Counts the number of issue slots in a UMWAIT or TPAUSE instruction where no uop issues due to the instruction putting the CPU into the C0.1 activity state.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x80", + "UMask": "0x02", + "EventName": "ICACHE.MISSES", + "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are not present. -", + "PublicDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are not present. -", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x80", + "UMask": "0x03", + "EventName": "ICACHE.ACCESSES", + "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump.", + "PublicDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x85", + "UMask": "0x01", + "EventName": "ITLB_MISSES.MISS_CAUSED_WALK", + "BriefDescription": "Counts the number of page walks initiated by a instruction fetch that missed the first and second level TLBs.", + "PublicDescription": "Counts the number of page walks initiated by a instruction fetch that missed the first and second level TLBs.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x85", + "UMask": "0x02", + "EventName": "ITLB_MISSES.WALK_COMPLETED_4K", + "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 4K page.", + "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x85", + "UMask": "0x04", + "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M", + "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 2M or 4M page.", + "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x85", + "UMask": "0x0e", + "EventName": "ITLB_MISSES.WALK_COMPLETED", + "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to any page size.", + "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x85", + "UMask": "0x10", + "EventName": "ITLB_MISSES.WALK_PENDING", + "BriefDescription": "Counts the number of page walks outstanding for iside in PMH every cycle.", + "PublicDescription": "Counts the number of page walks outstanding for iside in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals. Walks could be counted by edge detecting on this event, but would count restarted suspended walks.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0x85", + "UMask": "0x20", + "EventName": "ITLB_MISSES.STLB_HIT", + "BriefDescription": "Counts the number of first level TLB misses but second level hits due to an instruction fetch that did not start a page walk. Account for all pages sizes. Will result in an ITLB write from STLB.", + "PublicDescription": "Counts the number of first level TLB misses but second level hits due to an instruction fetch that did not start a page walk. Account for all pages sizes. Will result in an ITLB write from STLB.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0xc0", + "UMask": "0x00", + "EventName": "INST_RETIRED.ANY_P", + "BriefDescription": "Counts the number of instructions retired", + "PublicDescription": "Counts the number of instructions retired", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc2", + "UMask": "0x00", + "EventName": "UOPS_RETIRED.ALL", + "BriefDescription": "Counts the total number of uops retired.", + "PublicDescription": "Counts the total number of uops retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc2", + "UMask": "0x01", + "EventName": "UOPS_RETIRED.MS", + "BriefDescription": "Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS). This includes uops from flows due to complex instructions, faults, assists, and inserted flows.", + "PublicDescription": "Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS). This includes uops from flows due to complex instructions, faults, assists, and inserted flows.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc2", + "UMask": "0x02", + "EventName": "UOPS_RETIRED.X87", + "BriefDescription": "Counts the number of x87 uops retired, includes those in ms flows", + "PublicDescription": "Counts the number of x87 uops retired, includes those in ms flows", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc2", + "UMask": "0x08", + "EventName": "UOPS_RETIRED.FPDIV", + "BriefDescription": "Counts the number of floating point divide uops retired (x87 and sse, including x87 sqrt).", + "PublicDescription": "Counts the number of floating point divide uops retired (x87 and sse, including x87 sqrt).", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc2", + "UMask": "0x10", + "EventName": "UOPS_RETIRED.IDIV", + "BriefDescription": "Counts the number of integer divide uops retired.", + "PublicDescription": "Counts the number of integer divide uops retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "2000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc3", + "UMask": "0x01", + "EventName": "MACHINE_CLEARS.SMC", + "BriefDescription": "Counts the number of machine clears due to program modifying data (self modifying code) within 1K of a recently fetched code page.", + "PublicDescription": "Counts the number of machine clears due to program modifying data (self modifying code) within 1K of a recently fetched code page.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "20003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0xc3", + "UMask": "0x02", + "EventName": "MACHINE_CLEARS.MEMORY_ORDERING", + "BriefDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.", + "PublicDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "20003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0xc3", + "UMask": "0x04", + "EventName": "MACHINE_CLEARS.FP_ASSIST", + "BriefDescription": "Counts the number of floating point operations retired that required microcode assist.", + "PublicDescription": "Counts the number of floating point operations retired that required microcode assist, which is not a reflection of the number of FP operations, instructions or uops.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "20003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0xc3", + "UMask": "0x08", + "EventName": "MACHINE_CLEARS.DISAMBIGUATION", + "BriefDescription": "Counts the number of machine clears due to memory ordering in which an internal load passes an older store within the same CPU.", + "PublicDescription": "Counts the number of machine clears due to memory ordering in which an internal load passes an older store within the same CPU.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "20003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0xc3", + "UMask": "0x20", + "EventName": "MACHINE_CLEARS.PAGE_FAULT", + "BriefDescription": "Counts the number of machine clears due to a page fault. Counts both I-Side and D-Side (Loads/Stores) page faults. A page fault occurs when either the page is not present, or an access violation occurs.", + "PublicDescription": "Counts the number of machine clears due to a page fault. Counts both I-Side and D-Side (Loads/Stores) page faults. A page fault occurs when either the page is not present, or an access violation occurs.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "20003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0xc3", + "UMask": "0x6f", + "EventName": "MACHINE_CLEARS.SLOW", + "BriefDescription": "Counts the number of machine clears that flush the pipeline and restart the machine with the use of microcode due to SMC, MEMORY_ORDERING, FP_ASSISTS, PAGE_FAULT, DISAMBIGUATION, and FPC_VIRTUAL_TRAP.", + "PublicDescription": "Counts the number of machine clears that flush the pipeline and restart the machine with the use of microcode due to SMC, MEMORY_ORDERING, FP_ASSISTS, PAGE_FAULT, DISAMBIGUATION, and FPC_VIRTUAL_TRAP.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "20003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0xc4", + "UMask": "0x00", + "EventName": "BR_INST_RETIRED.ALL_BRANCHES", + "BriefDescription": "Counts the total number of branch instructions retired for all branch types.", + "PublicDescription": "Counts the total number of instructions in which the instruction pointer (IP) of the processor is resteered due to a branch instruction and the branch instruction successfully retires. All branch type instructions are accounted for.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc4", + "UMask": "0x7e", + "EventName": "BR_INST_RETIRED.COND", + "BriefDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructions retired, includes both taken and not taken branches.", + "PublicDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructions retired, includes both taken and not taken branches.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc4", + "UMask": "0xbf", + "EventName": "BR_INST_RETIRED.FAR_BRANCH", + "BriefDescription": "Counts the number of far branch instructions retired, includes far jump, far call and return, and interrupt call and return.", + "PublicDescription": "Counts the number of far branch instructions retired, includes far jump, far call and return, and interrupt call and return.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc4", + "UMask": "0xeb", + "EventName": "BR_INST_RETIRED.INDIRECT", + "BriefDescription": "Counts the number of near indirect JMP and near indirect CALL branch instructions retired.", + "PublicDescription": "Counts the number of near indirect JMP and near indirect CALL branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc4", + "UMask": "0xf7", + "EventName": "BR_INST_RETIRED.NEAR_RETURN", + "BriefDescription": "Counts the number of near RET branch instructions retired.", + "PublicDescription": "Counts the number of near RET branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc4", + "UMask": "0xf9", + "EventName": "BR_INST_RETIRED.NEAR_CALL", + "BriefDescription": "Counts the number of near CALL branch instructions retired.", + "PublicDescription": "Counts the number of near CALL branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc4", + "UMask": "0xfb", + "EventName": "BR_INST_RETIRED.IND_CALL", + "BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.INDIRECT_CALL", + "PublicDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.INDIRECT_CALL", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "1", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc4", + "UMask": "0xfb", + "EventName": "BR_INST_RETIRED.INDIRECT_CALL", + "BriefDescription": "Counts the number of near indirect CALL branch instructions retired.", + "PublicDescription": "Counts the number of near indirect CALL branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc4", + "UMask": "0xfe", + "EventName": "BR_INST_RETIRED.COND_TAKEN", + "BriefDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions retired.", + "PublicDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc5", + "UMask": "0x00", + "EventName": "BR_MISP_RETIRED.ALL_BRANCHES", + "BriefDescription": "Counts the total number of mispredicted branch instructions retired for all branch types.", + "PublicDescription": "Counts the total number of mispredicted branch instructions retired. All branch type instructions are accounted for. Prediction of the branch target address enables the processor to begin executing instructions before the non-speculative execution path is known. The branch prediction unit (BPU) predicts the target address based on the instruction pointer (IP) of the branch and on the execution path through which execution reached this IP. A branch misprediction occurs when the prediction is wrong, and results in discarding all instructions executed in the speculative path and re-fetching from the correct path.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc5", + "UMask": "0x7e", + "EventName": "BR_MISP_RETIRED.COND", + "BriefDescription": "Counts the number of mispredicted JCC (Jump on Conditional Code) branch instructions retired.", + "PublicDescription": "Counts the number of mispredicted JCC (Jump on Conditional Code) branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc5", + "UMask": "0x80", + "EventName": "BR_MISP_RETIRED.NEAR_TAKEN", + "BriefDescription": "Counts the number of mispredicted near taken branch instructions retired.", + "PublicDescription": "Counts the number of mispredicted near taken branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc5", + "UMask": "0xeb", + "EventName": "BR_MISP_RETIRED.INDIRECT", + "BriefDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired.", + "PublicDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc5", + "UMask": "0xf7", + "EventName": "BR_MISP_RETIRED.RETURN", + "BriefDescription": "Counts the number of mispredicted near RET branch instructions retired.", + "PublicDescription": "Counts the number of mispredicted near RET branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc5", + "UMask": "0xfb", + "EventName": "BR_MISP_RETIRED.INDIRECT_CALL", + "BriefDescription": "Counts the number of mispredicted near indirect CALL branch instructions retired.", + "PublicDescription": "Counts the number of mispredicted near indirect CALL branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc5", + "UMask": "0xfe", + "EventName": "BR_MISP_RETIRED.COND_TAKEN", + "BriefDescription": "Counts the number of mispredicted taken JCC (Jump on Conditional Code) branch instructions retired.", + "PublicDescription": "Counts the number of mispredicted taken JCC (Jump on Conditional Code) branch instructions retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc6", + "UMask": "0x10", + "EventName": "FRONTEND_RETIRED.ITLB_MISS", + "BriefDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to ITLB miss", + "PublicDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to ITLB miss", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc8", + "UMask": "0x01", + "EventName": "FP_FLOPS_RETIRED.DP", + "BriefDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP64]", + "PublicDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP64]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "1", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc8", + "UMask": "0x01", + "EventName": "FP_FLOPS_RETIRED.FP64", + "BriefDescription": "Counts the number of floating point operations that produce 64 bit double precision results [This event is alias to FP_FLOPS_RETIRED.DP]", + "PublicDescription": "Counts the number of floating point operations that produce 64 bit double precision results [This event is alias to FP_FLOPS_RETIRED.DP]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc8", + "UMask": "0x02", + "EventName": "FP_FLOPS_RETIRED.SP", + "BriefDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP32]", + "PublicDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP32]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "1", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc8", + "UMask": "0x02", + "EventName": "FP_FLOPS_RETIRED.FP32", + "BriefDescription": "Counts the number of floating point operations that produce 32 bit single precision results [This event is alias to FP_FLOPS_RETIRED.SP]", + "PublicDescription": "Counts the number of floating point operations that produce 32 bit single precision results [This event is alias to FP_FLOPS_RETIRED.SP]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xc8", + "UMask": "0x03", + "EventName": "FP_FLOPS_RETIRED.ALL", + "BriefDescription": "Counts the number of all types of floating point operations per uop with all default weighting", + "PublicDescription": "Counts the number of all types of floating point operations per uop with all default weighting", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xcd", + "UMask": "0x02", + "EventName": "ARITH.FPDIV_ACTIVE", + "BriefDescription": "Counts the number of cycles when any of the floating point dividers are active.", + "PublicDescription": "Counts the number of cycles when any of the floating point dividers are active.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "1", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0xcd", + "UMask": "0x03", + "EventName": "ARITH.DIV_ACTIVE", + "BriefDescription": "Counts the number of cycles when any of the dividers are active.", + "PublicDescription": "Counts the number of cycles when any of the dividers are active.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "1", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, + { + "EventCode": "0xd0", + "UMask": "0x05", + "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8", + "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "Counter": "0,1", + "PEBScounters": "0,1", + "SampleAfterValue": "1000003", + "MSRIndex": "0x3F6", + "MSRValue": "0x8", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "1", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "2", + "Data_LA": "1", + "L1_Hit_Indication": "1", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd0", + "UMask": "0x05", + "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64", + "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "Counter": "0,1", + "PEBScounters": "0,1", + "SampleAfterValue": "1000003", + "MSRIndex": "0x3F6", + "MSRValue": "0x40", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "1", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "2", + "Data_LA": "1", + "L1_Hit_Indication": "1", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd0", + "UMask": "0x05", + "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512", + "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "Counter": "0,1", + "PEBScounters": "0,1", + "SampleAfterValue": "1000003", + "MSRIndex": "0x3F6", + "MSRValue": "0x200", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "1", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "2", + "Data_LA": "1", + "L1_Hit_Indication": "1", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd0", + "UMask": "0x05", + "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4", + "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "Counter": "0,1", + "PEBScounters": "0,1", + "SampleAfterValue": "1000003", + "MSRIndex": "0x3F6", + "MSRValue": "0x4", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "1", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "2", + "Data_LA": "1", + "L1_Hit_Indication": "1", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd0", + "UMask": "0x05", + "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32", + "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "Counter": "0,1", + "PEBScounters": "0,1", + "SampleAfterValue": "1000003", + "MSRIndex": "0x3F6", + "MSRValue": "0x20", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "1", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "2", + "Data_LA": "1", + "L1_Hit_Indication": "1", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd0", + "UMask": "0x05", + "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256", + "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", "Counter": "0,1", "PEBScounters": "0,1", "SampleAfterValue": "1000003", "MSRIndex": "0x3F6", "MSRValue": "0x100", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "1", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "2", + "Data_LA": "1", + "L1_Hit_Indication": "1", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd0", + "UMask": "0x05", + "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16", + "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "Counter": "0,1", + "PEBScounters": "0,1", + "SampleAfterValue": "1000003", + "MSRIndex": "0x3F6", + "MSRValue": "0x10", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "1", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "2", + "Data_LA": "1", + "L1_Hit_Indication": "1", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd0", + "UMask": "0x05", + "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128", + "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "Counter": "0,1", + "PEBScounters": "0,1", + "SampleAfterValue": "1000003", + "MSRIndex": "0x3F6", + "MSRValue": "0x80", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "1", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "2", + "Data_LA": "1", + "L1_Hit_Indication": "1", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd0", + "UMask": "0x05", + "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_2048", + "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "Counter": "0,1", + "PEBScounters": "0,1", + "SampleAfterValue": "1000003", + "MSRIndex": "0x3F6", + "MSRValue": "0x800", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "1", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "2", + "Data_LA": "1", + "L1_Hit_Indication": "1", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd0", + "UMask": "0x05", + "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_1024", + "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", + "Counter": "0,1", + "PEBScounters": "0,1", + "SampleAfterValue": "1000003", + "MSRIndex": "0x3F6", + "MSRValue": "0x400", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "1", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "2", + "Data_LA": "1", + "L1_Hit_Indication": "1", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd0", + "UMask": "0x06", + "EventName": "MEM_UOPS_RETIRED.STORE_LATENCY", + "BriefDescription": "Counts the number of stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES", + "PublicDescription": "Counts the number of stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "2", + "Data_LA": "1", + "L1_Hit_Indication": "1", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd0", + "UMask": "0x21", + "EventName": "MEM_UOPS_RETIRED.LOCK_LOADS", + "BriefDescription": "Counts the number of load uops retired that performed one or more locks", + "PublicDescription": "Counts the number of load uops retired that performed one or more locks", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "1", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd0", + "UMask": "0x41", + "EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS", + "BriefDescription": "Counts the number of retired split load uops.", + "PublicDescription": "Counts the number of retired split load uops.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", - "TakenAlone": "1", + "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "2", + "PEBS": "1", "Data_LA": "1", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "0,1", "Speculative": "0" }, { "EventCode": "0xd0", - "UMask": "0x05", - "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16", - "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "Counter": "0,1", - "PEBScounters": "0,1", - "SampleAfterValue": "1000003", - "MSRIndex": "0x3F6", - "MSRValue": "0x10", + "UMask": "0x42", + "EventName": "MEM_UOPS_RETIRED.SPLIT_STORES", + "BriefDescription": "Counts the number of retired split store uops.", + "PublicDescription": "Counts the number of retired split store uops.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", - "TakenAlone": "1", + "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "2", + "PEBS": "1", "Data_LA": "1", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "0,1", "Speculative": "0" }, { "EventCode": "0xd0", - "UMask": "0x05", - "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128", - "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "Counter": "0,1", - "PEBScounters": "0,1", - "SampleAfterValue": "1000003", - "MSRIndex": "0x3F6", - "MSRValue": "0x80", + "UMask": "0x43", + "EventName": "MEM_UOPS_RETIRED.SPLIT", + "BriefDescription": "Counts the number of memory uops retired that were splits.", + "PublicDescription": "Counts the number of memory uops retired that were splits.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", - "TakenAlone": "1", + "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "2", + "PEBS": "1", "Data_LA": "1", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "0,1", "Speculative": "0" }, { "EventCode": "0xd0", - "UMask": "0x05", - "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_2048", - "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "Counter": "0,1", - "PEBScounters": "0,1", - "SampleAfterValue": "1000003", - "MSRIndex": "0x3F6", - "MSRValue": "0x800", + "UMask": "0x81", + "EventName": "MEM_UOPS_RETIRED.ALL_LOADS", + "BriefDescription": "Counts the number of load ops retired.", + "PublicDescription": "Counts the number of load ops retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", - "TakenAlone": "1", + "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "2", + "PEBS": "1", "Data_LA": "1", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "0,1", "Speculative": "0" }, { "EventCode": "0xd0", - "UMask": "0x05", - "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_1024", - "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", - "Counter": "0,1", - "PEBScounters": "0,1", - "SampleAfterValue": "1000003", - "MSRIndex": "0x3F6", - "MSRValue": "0x400", + "UMask": "0x82", + "EventName": "MEM_UOPS_RETIRED.ALL_STORES", + "BriefDescription": "Counts the number of store ops retired.", + "PublicDescription": "Counts the number of store ops retired.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", - "TakenAlone": "1", + "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "2", + "PEBS": "1", "Data_LA": "1", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "0,1", "Speculative": "0" }, { - "EventCode": "0xd0", - "UMask": "0x06", - "EventName": "MEM_UOPS_RETIRED.STORE_LATENCY", - "BriefDescription": "Counts the number of stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES", - "PublicDescription": "Counts the number of stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES", + "EventCode": "0xd1", + "UMask": "0x01", + "EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT", + "BriefDescription": "Counts the number of load ops retired that hit the L1 data cache.", + "PublicDescription": "Counts the number of load ops retired that hit the L1 data cache.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", - "SampleAfterValue": "1000003", + "SampleAfterValue": "200003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", - "PEBS": "2", - "Data_LA": "1", + "PEBS": "1", + "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "0,1", "Speculative": "0" }, { - "EventCode": "0xd0", - "UMask": "0x81", - "EventName": "MEM_UOPS_RETIRED.ALL_LOADS", - "BriefDescription": "Counts the number of load ops retired.", - "PublicDescription": "Counts the number of load ops retired.", + "EventCode": "0xd1", + "UMask": "0x02", + "EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT", + "BriefDescription": "Counts the number of load ops retired that hit in the L2 cache.", + "PublicDescription": "Counts the number of load ops retired that hit in the L2 cache.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "200003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", "PEBS": "1", - "Data_LA": "1", + "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "0,1", "Speculative": "0" }, { - "EventCode": "0xd0", - "UMask": "0x82", - "EventName": "MEM_UOPS_RETIRED.ALL_STORES", - "BriefDescription": "Counts the number of store ops retired.", - "PublicDescription": "Counts the number of store ops retired.", + "EventCode": "0xd1", + "UMask": "0x1c", + "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT", + "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache.", + "PublicDescription": "Counts the number of load ops retired that hit in the L3 cache.", "Counter": "0,1,2,3,4,5,6,7", "PEBScounters": "0,1,2,3,4,5,6,7", "SampleAfterValue": "200003", "MSRIndex": "0x00", "MSRValue": "0x00", + "Precise": "1", "CollectPEBSRecord": "2", "TakenAlone": "0", "CounterMask": "0", "Invert": "0", "EdgeDetect": "0", "PEBS": "1", - "Data_LA": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd1", + "UMask": "0x20", + "EventName": "MEM_LOAD_UOPS_RETIRED.WCB_HIT", + "BriefDescription": "Counts the number of loads that hit in a write combining buffer (WCB), excluding the first load that caused the WCB to allocate.", + "PublicDescription": "Counts the number of loads that hit in a write combining buffer (WCB), excluding the first load that caused the WCB to allocate.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd1", + "UMask": "0x40", + "EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS", + "BriefDescription": "Counts the number of load ops retired that miss in the L1 data cache.", + "PublicDescription": "Counts the number of load ops retired that miss in the L1 data cache.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd1", + "UMask": "0x80", + "EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS", + "BriefDescription": "Counts the number of load ops retired that miss in the L2 cache.", + "PublicDescription": "Counts the number of load ops retired that miss in the L2 cache.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xd3", + "UMask": "0x01", + "EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM", + "BriefDescription": "Counts the number of load ops retired that miss the L3 cache and hit in DRAM", + "PublicDescription": "Counts the number of load ops retired that miss the L3 cache and hit in DRAM", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xe4", + "UMask": "0x01", + "EventName": "MISC_RETIRED.LBR_INSERTS", + "BriefDescription": "Counts the number of Last Branch Record (LBR) entries. Requires LBRs to be enabled and configured in IA32_LBR_CTL. [This event is alias to LBR_INSERTS.ANY]", + "PublicDescription": "Counts the number of Last Branch Record (LBR) entries. Requires LBRs to be enabled and configured in IA32_LBR_CTL. [This event is alias to LBR_INSERTS.ANY]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", "L1_Hit_Indication": "0", "Errata": "null", "Offcore": "0", "Deprecated": "0", + "PDISTCounter": "0,1", + "Speculative": "0" + }, + { + "EventCode": "0xe4", + "UMask": "0x01", + "EventName": "LBR_INSERTS.ANY", + "BriefDescription": "This event is deprecated. [This event is alias to MISC_RETIRED.LBR_INSERTS]", + "PublicDescription": "This event is deprecated. [This event is alias to MISC_RETIRED.LBR_INSERTS]", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "1000003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "1", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "1", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "1", + "PDISTCounter": "0,1", "Speculative": "0" }, + { + "EventCode": "0xe6", + "UMask": "0x01", + "EventName": "BACLEARS.ANY", + "BriefDescription": "Counts the total number of BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.", + "PublicDescription": "Counts the total number of BACLEARS, which occur when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.", + "Counter": "0,1,2,3,4,5,6,7", + "PEBScounters": "0,1,2,3,4,5,6,7", + "SampleAfterValue": "200003", + "MSRIndex": "0x00", + "MSRValue": "0x00", + "Precise": "0", + "CollectPEBSRecord": "2", + "TakenAlone": "0", + "CounterMask": "0", + "Invert": "0", + "EdgeDetect": "0", + "PEBS": "0", + "Data_LA": "0", + "L1_Hit_Indication": "0", + "Errata": "null", + "Offcore": "0", + "Deprecated": "0", + "PDISTCounter": "NA", + "Speculative": "1" + }, { "EventCode": "0xB7", "UMask": "0x01,0x02", @@ -834,6 +3658,7 @@ "SampleAfterValue": "100003", "MSRIndex": "0x1a6,0x1a7", "MSRValue": "0x10001", + "Precise": "0", "CollectPEBSRecord": "0", "TakenAlone": "0", "CounterMask": "0", @@ -845,6 +3670,7 @@ "Errata": "null", "Offcore": "1", "Deprecated": "0", + "PDISTCounter": "0", "Speculative": "0" }, { @@ -858,6 +3684,7 @@ "SampleAfterValue": "100003", "MSRIndex": "0x1a6,0x1a7", "MSRValue": "0x3FBFC00001", + "Precise": "0", "CollectPEBSRecord": "0", "TakenAlone": "0", "CounterMask": "0", @@ -869,6 +3696,7 @@ "Errata": "null", "Offcore": "1", "Deprecated": "0", + "PDISTCounter": "0", "Speculative": "0" }, { @@ -882,6 +3710,7 @@ "SampleAfterValue": "100003", "MSRIndex": "0x1a6,0x1a7", "MSRValue": "0x10002", + "Precise": "0", "CollectPEBSRecord": "0", "TakenAlone": "0", "CounterMask": "0", @@ -893,6 +3722,7 @@ "Errata": "null", "Offcore": "1", "Deprecated": "0", + "PDISTCounter": "0", "Speculative": "0" }, { @@ -906,6 +3736,7 @@ "SampleAfterValue": "100003", "MSRIndex": "0x1a6,0x1a7", "MSRValue": "0x3FBFC00002", + "Precise": "0", "CollectPEBSRecord": "0", "TakenAlone": "0", "CounterMask": "0", @@ -917,6 +3748,7 @@ "Errata": "null", "Offcore": "1", "Deprecated": "0", + "PDISTCounter": "0", "Speculative": "0" } ] diff --git a/GRR/events/grandridge_uncore.json b/GRR/events/grandridge_uncore.json new file mode 100644 index 00000000..e614e0a2 --- /dev/null +++ b/GRR/events/grandridge_uncore.json @@ -0,0 +1,4457 @@ +{ + "Header": { + "Copyright": "Copyright (c) 2001 - 2024 Intel Corporation. All rights reserved.", + "Info": "Performance Monitoring Events for Intel(R) Grand Ridge Base Transceiver Station Family - V1.01", + "DatePublished": "01/16/2024", + "Version": "1.01", + "Legend": "" + }, + "Events": [ + { + "Unit": "B2CMI", + "EventCode": "0x01", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_B2CMI_CLOCKTICKS", + "BriefDescription": "Clockticks of the mesh to memory (B2CMI)", + "PublicDescription": "Clockticks of the mesh to memory (B2CMI)", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x24", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000001", + "EventName": "UNC_B2CMI_IMC_READS.NORMAL", + "BriefDescription": "Counts normal reads issue to CMI", + "PublicDescription": "Counts normal reads issue to CMI", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x24", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000001", + "EventName": "UNC_B2CMI_IMC_READS.ALL", + "BriefDescription": "Counts any read", + "PublicDescription": "Counts any read", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x25", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000001", + "EventName": "UNC_B2CMI_IMC_WRITES.FULL", + "BriefDescription": "Full Non-ISOCH - All Channels", + "PublicDescription": "Full Non-ISOCH - All Channels", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x25", + "UMask": "0x02", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000001", + "EventName": "UNC_B2CMI_IMC_WRITES.PARTIAL", + "BriefDescription": "Partial Non-ISOCH - All Channels", + "PublicDescription": "Partial Non-ISOCH - All Channels", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x25", + "UMask": "0x10", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000001", + "EventName": "UNC_B2CMI_IMC_WRITES.ALL", + "BriefDescription": "All Writes - All Channels", + "PublicDescription": "All Writes - All Channels", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x33", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_B2CMI_TRACKER_OCCUPANCY.CH0", + "BriefDescription": "Tracker Occupancy : Channel 0", + "PublicDescription": "Tracker Occupancy : Channel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x56", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_B2CMI_PREFCAM_INSERTS.XPT_ALLCH", + "BriefDescription": "Prefetch CAM Inserts : XPT -All Channels", + "PublicDescription": "Prefetch CAM Inserts : XPT - All Channels", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x18", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_B2CMI_DIRECT2CORE_TXN_OVERRIDE", + "BriefDescription": "Counts the number of times D2C wasn't honoured even though the incoming request had d2c set for non cisgress txn", + "PublicDescription": "Counts the number of times D2C wasn't honoured even though the incoming request had d2c set for non cisgress txn", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x01", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_CLOCKTICKS", + "BriefDescription": "Number of CHA clock cycles while the event is enabled", + "PublicDescription": "Clockticks of the uncore caching and home agent (CHA)", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C80FFD", + "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_CRD", + "BriefDescription": "Code read from local IA that hit the cache", + "PublicDescription": "TOR Inserts : CRds issued by iA Cores that Hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCC7FD", + "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_LLCPREFRFO", + "BriefDescription": "Last level cache prefetch read for ownership from local IA that hit the cache", + "PublicDescription": "TOR Inserts : LLCPrefRFO issued by iA Cores that hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C807FD", + "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_RFO", + "BriefDescription": "Read for ownership from local IA that hit the cache", + "PublicDescription": "TOR Inserts : RFOs issued by iA Cores that Hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS", + "BriefDescription": "All locally initiated requests from IA Cores which miss the cache", + "PublicDescription": "TOR Inserts : All requests from iA Cores that Missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C80FFE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD", + "BriefDescription": "Code read from local IA that miss the cache", + "PublicDescription": "TOR Inserts : CRds issued by iA Cores that Missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCC7FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFRFO", + "BriefDescription": "Last level cache prefetch read for ownership from local IA that miss the cache", + "PublicDescription": "TOR Inserts : LLCPrefRFO issued by iA Cores that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C807FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO", + "BriefDescription": "Read for ownership from local IA that miss the cache", + "PublicDescription": "TOR Inserts : RFOs issued by iA Cores that Missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC43FE", + "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_ITOM", + "BriefDescription": "All TOR ItoM inserts from local IO devices which miss the cache", + "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C803FE", + "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_RFO", + "BriefDescription": "All TOR RFO inserts from local IO devices which miss the cache", + "PublicDescription": "TOR Inserts : RFOs issued by IO Devices that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C88FFD", + "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_CRD_PREF", + "BriefDescription": "Code read prefetch from local IA that hit the cache", + "PublicDescription": "TOR Inserts : CRd_Prefs issued by iA Cores that hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C827FD", + "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRD_OPT", + "BriefDescription": "Data read opt from local IA that hit the cache", + "PublicDescription": "TOR Inserts : DRd_Opts issued by iA Cores that hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8A7FD", + "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRD_OPT_PREF", + "BriefDescription": "Data read opt prefetch from local IA that hit the cache", + "PublicDescription": "TOR Inserts : DRd_Opt_Prefs issued by iA Cores that hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C887FD", + "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_RFO_PREF", + "BriefDescription": "Read for ownership prefetch from local IA that hit the cache", + "PublicDescription": "TOR Inserts : RFO_Prefs issued by iA Cores that Hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C88FFE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_PREF", + "BriefDescription": "Code read prefetch from local IA that miss the cache", + "PublicDescription": "TOR Inserts : CRd_Prefs issued by iA Cores that Missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C827FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT", + "BriefDescription": "Data read opt from local IA that miss the cache", + "PublicDescription": "TOR Inserts : DRd_Opt issued by iA Cores that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8A7FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_PREF", + "BriefDescription": "Data read opt prefetch from local IA that miss the cache", + "PublicDescription": "TOR Inserts : DRd_Opt_Prefs issued by iA Cores that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C887FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF", + "BriefDescription": "Read for ownership prefetch from local IA that miss the cache", + "PublicDescription": "TOR Inserts : RFO_Prefs issued by iA Cores that Missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC43FD", + "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_ITOM", + "BriefDescription": "ItoMs from local IO devices which hit the cache", + "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices that Hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C803FD", + "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_RFO", + "BriefDescription": "RFOs from local IO devices which hit the cache", + "PublicDescription": "TOR Inserts : RFOs issued by IO Devices that hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C803FF", + "EventName": "UNC_CHA_TOR_INSERTS.IO_RFO", + "BriefDescription": "RFOs from local IO devices", + "PublicDescription": "TOR Inserts : RFOs issued by IO Devices", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC43FF", + "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOM", + "BriefDescription": "All TOR ItoM inserts from local IO devices", + "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C887FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_RFO_PREF", + "BriefDescription": "Read for ownership prefetch from local IA that miss the cache", + "PublicDescription": "TOR Inserts : RFO_Prefs issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C807FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_RFO", + "BriefDescription": "Read for ownership from local IA that miss the cache", + "PublicDescription": "TOR Inserts : RFOs issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCC7FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_LLCPREFRFO", + "BriefDescription": "Last level cache prefetch read for ownership from local IA that miss the cache", + "PublicDescription": "TOR Inserts : LLCPrefRFO issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C827FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_DRD_OPT", + "BriefDescription": "Data read opt from local IA that miss the cache", + "PublicDescription": "TOR Inserts : DRd_Opts issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8A7FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_DRD_OPT_PREF", + "BriefDescription": "Data read opt prefetch from local IA that miss the cache", + "PublicDescription": "TOR Inserts : DRd_Opt_Prefs issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C88FFF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_CRD_PREF", + "BriefDescription": "Code read prefetch from local IA that miss the cache", + "PublicDescription": "TOR Inserts; Code read prefetch from local IA that misses in the snoop filter", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C80FFF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_CRD", + "BriefDescription": "Code read from local IA that miss the cache", + "PublicDescription": "TOR Inserts : CRDs issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C806FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_LOCAL", + "BriefDescription": "Read for ownership from local IA that miss the cache", + "PublicDescription": "TOR Inserts : RFOs issued by iA Cores that Missed the LLC - HOMed locally", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C886FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF_LOCAL", + "BriefDescription": "Read for ownership prefetch from local IA that miss the cache", + "PublicDescription": "TOR Inserts : RFO_Prefs issued by iA Cores that Missed the LLC - HOMed locally", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8C7FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_CLFLUSH", + "BriefDescription": "CLFlush events that are initiated from the Core", + "PublicDescription": "TOR Inserts : CLFlushes issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8D7FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_CLFLUSHOPT", + "BriefDescription": "CLFlushOpt events that are initiated from the Core", + "PublicDescription": "TOR Inserts : CLFlushOpts issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC47FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_ITOM", + "BriefDescription": "ItoM events that are initiated from the Core", + "PublicDescription": "TOR Inserts : ItoMs issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC57FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_SPECITOM", + "BriefDescription": "SpecItoM events that are initiated from the Core", + "PublicDescription": "TOR Inserts : SpecItoMs issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CD43FD", + "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_ITOMCACHENEAR", + "BriefDescription": "ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC", + "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CD43FE", + "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_ITOMCACHENEAR", + "BriefDescription": "ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC", + "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC3FFF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_WBEFTOE", + "BriefDescription": "WbEFtoEs issued by iA Cores. (Non Modified Write Backs)", + "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices that Hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8F3FD", + "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_PCIRDCUR", + "BriefDescription": "PCIRDCURs issued by IO devices which hit the LLC", + "PublicDescription": "TOR Inserts : PCIRdCurs issued by IO Devices that hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8F3FE", + "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_PCIRDCUR", + "BriefDescription": "PCIRDCURs issued by IO devices which miss the LLC", + "PublicDescription": "TOR Inserts : PCIRdCurs issued by IO Devices that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8F3FF", + "EventName": "UNC_CHA_TOR_INSERTS.IO_PCIRDCUR", + "BriefDescription": "PCIRDCURs issued by IO devices", + "PublicDescription": "TOR Inserts : PCIRdCurs issued by IO Devices", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCCFFD", + "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_LLCPREFCODE", + "BriefDescription": "Last level cache prefetch code read from local IA that hit the cache", + "PublicDescription": "TOR Inserts : LLCPrefCode issued by iA Cores that hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCD7FD", + "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_LLCPREFDATA", + "BriefDescription": "Last level cache prefetch data read from local IA that hit the cache", + "PublicDescription": "TOR Inserts : LLCPrefData issued by iA Cores that hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCD7FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_LLCPREFDATA", + "BriefDescription": "Last level cache prefetch data read from local IA.", + "PublicDescription": "TOR Inserts : LLCPrefData issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCCFFE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFCODE", + "BriefDescription": "Last level cache prefetch code read from local IA that miss the cache", + "PublicDescription": "TOR Inserts : LLCPrefCode issued by iA Cores that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCD7FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFDATA", + "BriefDescription": "Last level cache prefetch data read from local IA that miss the cache", + "PublicDescription": "TOR Inserts : LLCPrefData issued by iA Cores that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCCFFF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_LLCPREFCODE", + "BriefDescription": "Last level cache prefetch code read from local IA.", + "PublicDescription": "TOR Inserts : LLCPrefCode issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CD43FF", + "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR", + "BriefDescription": "ItoMCacheNears, indicating a partial write request, from IO Devices", + "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C80EFE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_LOCAL", + "BriefDescription": "CRDs from local IA cores to locally homed memory", + "PublicDescription": "TOR Inserts : CRd issued by iA Cores that Missed the LLC - HOMed locally", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C88EFE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_PREF_LOCAL", + "BriefDescription": "CRD Prefetches from local IA cores to locally homed memory", + "PublicDescription": "TOR Inserts : CRd_Prefs issued by iA Cores that Missed the LLC - HOMed locally", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CD47FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_ITOMCACHENEAR", + "BriefDescription": "ItoMCacheNear requests from local IA cores", + "PublicDescription": "TOR Inserts : ItoMCacheNears issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC27FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_WBMTOI", + "BriefDescription": "WbMtoI requests from local IA cores", + "PublicDescription": "TOR Inserts : WbMtoIs issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC47FD", + "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_ITOM", + "BriefDescription": "ItoM requests from local IA cores that hit the cache", + "PublicDescription": "TOR Inserts : ItoMs issued by iA Cores that Hit LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC47FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_ITOM", + "BriefDescription": "ItoM requests from local IA cores that miss the cache", + "PublicDescription": "TOR Inserts : ItoMs issued by iA Cores that Missed LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C877DE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_UCRDF", + "BriefDescription": "UCRDF requests from local IA cores that miss the cache", + "PublicDescription": "TOR Inserts : UCRdFs issued by iA Cores that Missed LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C87FDE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WIL", + "BriefDescription": "WIL requests from local IA cores that miss the cache", + "PublicDescription": "TOR Inserts : WiLs issued by iA Cores that Missed LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C867FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_WCILF", + "BriefDescription": "WCILF requests from local IA core", + "PublicDescription": "TOR Inserts : WCiLF issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C867FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCILF", + "BriefDescription": "WCILF requests from local IA core that miss the cache", + "PublicDescription": "TOR Inserts : WCiLF issued by iA Cores that Missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C86786", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCILF_DDR", + "BriefDescription": "WCILF requests from local IA cores to DDR homed addresses which miss the cache", + "PublicDescription": "TOR Inserts : WCiLFs issued by iA Cores targeting DDR that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C86686", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LOCAL_WCILF_DDR", + "BriefDescription": "WCILF requests from local IA cores to locally homed DDR addresses that miss the cache", + "PublicDescription": "TOR Inserts : WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed locally", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C86FFF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_WCIL", + "BriefDescription": "WCIL requests from a local IA core", + "PublicDescription": "TOR Inserts : WCiLs issued by iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C86FFE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCIL", + "BriefDescription": "WCIL requests from a local IA core that miss the cache", + "PublicDescription": "TOR Inserts : WCiLs issued by iA Cores that Missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C86F86", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCIL_DDR", + "BriefDescription": "WCIL requests from local IA cores to DDR homed addresses which miss the cache", + "PublicDescription": "TOR Inserts : WCiLs issued by iA Cores targeting DDR that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C86E86", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LOCAL_WCIL_DDR", + "BriefDescription": "WCIL requests from local IA cores to locally homed DDR addresses that miss the cache", + "PublicDescription": "TOR Inserts : WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed locally", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC23FF", + "EventName": "UNC_CHA_TOR_INSERTS.IO_WBMTOI", + "BriefDescription": "WBMtoI requests from IO devices", + "PublicDescription": "TOR Inserts : WbMtoIs issued by IO Devices", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8C3FF", + "EventName": "UNC_CHA_TOR_INSERTS.IO_CLFLUSH", + "BriefDescription": "CLFlush requests from IO devices", + "PublicDescription": "TOR Inserts : CLFlushes issued by IO Devices", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC2FFF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_WBMTOE", + "BriefDescription": "WbMtoEs issued by iA Cores . (Modified Write Backs)", + "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices that Hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC37FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_WBEFTOI", + "BriefDescription": "WbEFtoIs issued by iA Cores . (Non Modified Write Backs)", + "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices that Hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC67FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA_WBSTOI", + "BriefDescription": "WbStoIs issued by iA Cores . (Non Modified Write Backs)", + "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices that Hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C80FFD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_CRD", + "BriefDescription": "TOR Occupancy for Code read from local IA that hit the cache", + "PublicDescription": "TOR Occupancy : CRds issued by iA Cores that Hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCC7FD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_LLCPREFRFO", + "BriefDescription": "TOR Occupancy for Last level cache prefetch read for ownership from local IA that hit the cache", + "PublicDescription": "TOR Occupancy : LLCPrefRFO issued by iA Cores that hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C807FD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_RFO", + "BriefDescription": "TOR Occupancy for Read for ownership from local IA that hit the cache", + "PublicDescription": "TOR Occupancy : RFOs issued by iA Cores that Hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C80FFE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD", + "BriefDescription": "TOR Occupancy for Code read from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : CRds issued by iA Cores that Missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCC7FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFRFO", + "BriefDescription": "TOR Occupancy for Last level cache prefetch read for ownership from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : LLCPrefRFO issued by iA Cores that missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C807FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO", + "BriefDescription": "TOR Occupancy for Read for ownership from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : RFOs issued by iA Cores that Missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C803FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_RFO", + "BriefDescription": "TOR Occupancy for All TOR RFO inserts from local IO devices which miss the cache", + "PublicDescription": "TOR Occupancy : RFOs issued by IO Devices that missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC43FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_ITOM", + "BriefDescription": "TOR Occupancy for All TOR ItoM inserts from local IO devices which miss the cache", + "PublicDescription": "TOR Occupancy : ItoMs issued by IO Devices that missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C88FFD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_CRD_PREF", + "BriefDescription": "TOR Occupancy for Code read prefetch from local IA that hit the cache", + "PublicDescription": "TOR Occupancy : CRd_Prefs issued by iA Cores that hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C887FD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_RFO_PREF", + "BriefDescription": "TOR Occupancy for Read for ownership prefetch from local IA that hit the cache", + "PublicDescription": "TOR Occupancy : RFO_Prefs issued by iA Cores that Hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C88FFE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_PREF", + "BriefDescription": "TOR Occupancy for Code read prefetch from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : CRd_Prefs issued by iA Cores that Missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C887FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_PREF", + "BriefDescription": "TOR Occupancy for Read for ownership prefetch from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : RFO_Prefs issued by iA Cores that Missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC43FD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_ITOM", + "BriefDescription": "TOR Occupancy for ItoMs from local IO devices which hit the cache", + "PublicDescription": "TOR Occupancy : ItoMs issued by IO Devices that Hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C803FD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_RFO", + "BriefDescription": "TOR Occupancy for RFOs from local IO devices which hit the cache", + "PublicDescription": "TOR Occupancy : RFOs issued by IO Devices that hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C803FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_RFO", + "BriefDescription": "TOR Occupancy for RFOs from local IO devices", + "PublicDescription": "TOR Occupancy : RFOs issued by IO Devices", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC43FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_ITOM", + "BriefDescription": "TOR Occupancy for All TOR ItoM inserts from local IO devices", + "PublicDescription": "TOR Occupancy : ItoMs issued by IO Devices", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C807FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_RFO", + "BriefDescription": "TOR Occupancy for Read for ownership from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : RFOs issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C887FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_RFO_PREF", + "BriefDescription": "TOR Occupancy for Read for ownership prefetch from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : RFO_Prefs issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCC7FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_LLCPREFRFO", + "BriefDescription": "TOR Occupancy for Last level cache prefetch read for ownership from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : LLCPrefRFO issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C80FFF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CRD", + "BriefDescription": "TOR Occupancy for Code read from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : CRDs issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C88FFF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CRD_PREF", + "BriefDescription": "TOR Occupancy for Code read prefetch from local IA that miss the cache", + "PublicDescription": "TOR Occupancy; Code read prefetch from local IA that misses in the snoop filter", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C806FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_LOCAL", + "BriefDescription": "TOR Occupancy for Read for ownership from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : RFOs issued by iA Cores that Missed the LLC - HOMed locally", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C886FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_PREF_LOCAL", + "BriefDescription": "TOR Occupancy for Read for ownership prefetch from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : RFO_Prefs issued by iA Cores that Missed the LLC - HOMed locally", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8F3FD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_PCIRDCUR", + "BriefDescription": "TOR Occupancy for PCIRDCURs issued by IO devices which hit the LLC", + "PublicDescription": "TOR Occupancy : PCIRdCurs issued by IO Devices that hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8F3FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_PCIRDCUR", + "BriefDescription": "TOR Occupancy for PCIRDCURs issued by IO devices which miss the LLC", + "PublicDescription": "TOR Occupancy : PCIRdCurs issued by IO Devices that missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8F3FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_PCIRDCUR", + "BriefDescription": "TOR Occupancy for PCIRDCURs issued by IO devices", + "PublicDescription": "TOR Occupancy : PCIRdCurs issued by IO Devices", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCCFFD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_LLCPREFCODE", + "BriefDescription": "TOR Occupancy for Last level cache prefetch code read from local IA that hit the cache", + "PublicDescription": "TOR Occupancy : LLCPrefCode issued by iA Cores that hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCD7FD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_LLCPREFDATA", + "BriefDescription": "TOR Occupancy for Last level cache prefetch data read from local IA that hit the cache", + "PublicDescription": "TOR Occupancy : LLCPrefData issued by iA Cores that hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCD7FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_LLCPREFDATA", + "BriefDescription": "TOR Occupancy for Last level cache prefetch data read from local IA.", + "PublicDescription": "TOR Occupancy : LLCPrefData issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCCFFE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFCODE", + "BriefDescription": "TOR Occupancy for Last level cache prefetch code read from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : LLCPrefCode issued by iA Cores that missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCD7FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFDATA", + "BriefDescription": "TOR Occupancy for Last level cache prefetch data read from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : LLCPrefData issued by iA Cores that missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CCCFFF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_LLCPREFCODE", + "BriefDescription": "TOR Occupancy for Last level cache prefetch code read from local IA.", + "PublicDescription": "TOR Occupancy : LLCPrefCode issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C80EFE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_LOCAL", + "BriefDescription": "TOR Occupancy for CRDs from local IA cores to locally homed memory", + "PublicDescription": "TOR Occupancy : CRd issued by iA Cores that Missed the LLC - HOMed locally", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C88EFE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_PREF_LOCAL", + "BriefDescription": "TOR Occupancy for CRD Prefetches from local IA cores to locally homed memory", + "PublicDescription": "TOR Occupancy : CRd_Prefs issued by iA Cores that Missed the LLC - HOMed locally", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8C7FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CLFLUSH", + "BriefDescription": "TOR Occupancy for CLFlush events that are initiated from the Core", + "PublicDescription": "TOR Occupancy : CLFlushes issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8D7FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CLFLUSHOPT", + "BriefDescription": "TOR Occupancy for CLFlushOpt events that are initiated from the Core", + "PublicDescription": "TOR Occupancy : CLFlushOpts issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CD47FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_ITOMCACHENEAR", + "BriefDescription": "TOR Occupancy for ItoMCacheNear requests from local IA cores", + "PublicDescription": "TOR Occupancy : ItoMCacheNears issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC57FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_SPECITOM", + "BriefDescription": "TOR Occupancy for SpecItoM events that are initiated from the Core", + "PublicDescription": "TOR Occupancy : SpecItoMs issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC27FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_WBMTOI", + "BriefDescription": "TOR Occupancy for WbMtoI requests from local IA cores", + "PublicDescription": "TOR Occupancy : WbMtoIs issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC47FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_ITOM", + "BriefDescription": "TOR Occupancy for ItoM events that are initiated from the Core", + "PublicDescription": "TOR Occupancy : ItoMs issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC47FD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_ITOM", + "BriefDescription": "TOR Occupancy for ItoM requests from local IA cores that hit the cache", + "PublicDescription": "TOR Occupancy : ItoMs issued by iA Cores that Hit LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC47FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_ITOM", + "BriefDescription": "TOR Occupancy for ItoM requests from local IA cores that miss the cache", + "PublicDescription": "TOR Occupancy : ItoMs issued by iA Cores that Missed LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C877DE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_UCRDF", + "BriefDescription": "TOR Occupancy for UCRDF requests from local IA cores that miss the cache", + "PublicDescription": "TOR Occupancy : UCRdFs issued by iA Cores that Missed LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C87FDE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WIL", + "BriefDescription": "TOR Occupancy for WIL requests from local IA cores that miss the cache", + "PublicDescription": "TOR Occupancy : WiLs issued by iA Cores that Missed LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C867FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_WCILF", + "BriefDescription": "TOR Occupancy for WCILF requests from local IA core", + "PublicDescription": "TOR Occupancy : WCiLF issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C867FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCILF", + "BriefDescription": "TOR Occupancy for WCILF requests from local IA core that miss the cache", + "PublicDescription": "TOR Occupancy : WCiLF issued by iA Cores that Missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C86786", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCILF_DDR", + "BriefDescription": "TOR Occupancy for WCILF requests from local IA cores to DDR homed addresses which miss the cache", + "PublicDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting DDR that missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C86686", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LOCAL_WCILF_DDR", + "BriefDescription": "TOR Occupancy for WCILF requests from local IA cores to locally homed DDR addresses that miss the cache", + "PublicDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed locally", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C86FFF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_WCIL", + "BriefDescription": "TOR Occupancy for WCIL requests from a local IA core", + "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C86FFE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCIL", + "BriefDescription": "TOR Occupancy for WCIL requests from a local IA core that miss the cache", + "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores that Missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C86F86", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCIL_DDR", + "BriefDescription": "TOR Occupancy for WCIL requests from local IA cores to DDR homed addresses which miss the cache", + "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting DDR that missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C86E86", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LOCAL_WCIL_DDR", + "BriefDescription": "TOR Occupancy for WCIL requests from local IA cores to locally homed DDR addresses that miss the cache", + "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed locally", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CC23FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_WBMTOI", + "BriefDescription": "TOR Occupancy for WBMtoI requests from IO devices", + "PublicDescription": "TOR Occupancy : WbMtoIs issued by IO Devices", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8C3FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_CLFLUSH", + "BriefDescription": "TOR Occupancy for CLFlush requests from IO devices", + "PublicDescription": "TOR Occupancy : CLFlushes issued by IO Devices", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CD43FD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_ITOMCACHENEAR", + "BriefDescription": "TOR Occupancy for ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC", + "PublicDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CD43FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_ITOMCACHENEAR", + "BriefDescription": "TOR Occupancy for ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC", + "PublicDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00CD43FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_ITOMCACHENEAR", + "BriefDescription": "TOR Occupancy for ItoMCacheNears, indicating a partial write request, from IO Devices", + "PublicDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x39", + "UMask": "0x08", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_MISC.RFO_HIT_S", + "BriefDescription": "Counts when a RFO (the Read for Ownership issued before a write) request hit a cacheline in the S (Shared) state.", + "PublicDescription": "Cbo Misc : RFO HitS", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x50", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_REQUESTS.READS_LOCAL", + "BriefDescription": "Counts read requests coming from a unit on this socket made into this CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a write).", + "PublicDescription": "Counts read requests coming from a unit on this socket made into this CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a write).", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x50", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_REQUESTS.WRITES_LOCAL", + "BriefDescription": "Counts write requests coming from a unit on this socket made into this CHA, including streaming, evictions, HitM (Reads from another core to a Modified cacheline), etc.", + "PublicDescription": "Counts write requests coming from a unit on this socket made into this CHA, including streaming, evictions, HitM (Reads from another core to a Modified cacheline), etc.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x50", + "UMask": "0x10", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_REQUESTS.INVITOE_LOCAL", + "BriefDescription": "Counts the total number of requests coming from a unit on this socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA.", + "PublicDescription": "Counts the total number of requests coming from a unit on this socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x50", + "UMask": "0x30", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_REQUESTS.INVITOE", + "BriefDescription": "Counts the total number of requests coming from a unit on this socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA.", + "PublicDescription": "HA Read and Write Requests : InvalItoE", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x50", + "UMask": "0x03", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_REQUESTS.READS", + "BriefDescription": "Counts read requests made into this CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a write) .", + "PublicDescription": "HA Read and Write Requests : Reads", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x50", + "UMask": "0x0C", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_REQUESTS.WRITES", + "BriefDescription": "Counts write requests made into the CHA, including streaming, evictions, HitM (Reads from another core to a Modified cacheline), etc.", + "PublicDescription": "HA Read and Write Requests : Writes", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x55", + "UMask": "0x10", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_OSB.RFO_HITS_SNP_BCAST", + "BriefDescription": "OSB Snoop Broadcast : RFO HitS Snoop Broadcast : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.", + "PublicDescription": "OSB Snoop Broadcast : RFO HitS Snoop Broadcast", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x01", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CLOCKTICKS", + "BriefDescription": "Number of DRAM DCLK clock cycles while the event is enabled", + "PublicDescription": "DRAM Clockticks", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x02", + "UMask": "0xF7", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_ACT_COUNT.ALL", + "BriefDescription": "DRAM Activate Count : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", + "PublicDescription": "DRAM Activate Count", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x03", + "UMask": "0xF8", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_PRE_COUNT.PGT", + "BriefDescription": "DRAM Precharge commands. : Precharge due to (?) : Counts the number of DRAM Precharge commands sent on this channel.", + "PublicDescription": "DRAM Precharge commands.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x05", + "UMask": "0xC1", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH0.RD_REG", + "BriefDescription": "CAS count for SubChannel 0 regular reads", + "PublicDescription": "CAS count for SubChannel 0 regular reads", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x05", + "UMask": "0xC4", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH0.RD_UNDERFILL", + "BriefDescription": "CAS count for SubChannel 0 underfill reads", + "PublicDescription": "CAS count for SubChannel 0 underfill reads", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x05", + "UMask": "0xCF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH0.RD", + "BriefDescription": "CAS count for SubChannel 0, all reads", + "PublicDescription": "CAS count for SubChannel 0, all reads", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x05", + "UMask": "0xF0", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH0.WR", + "BriefDescription": "CAS count for SubChannel 0, all writes", + "PublicDescription": "CAS count for SubChannel 0, all writes", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x05", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH0.ALL", + "BriefDescription": "CAS count for SubChannel 0, all CAS operations", + "PublicDescription": "CAS count for SubChannel 0, all CAS operations", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x06", + "UMask": "0xC1", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH1.RD_REG", + "BriefDescription": "CAS count for SubChannel 1 regular reads", + "PublicDescription": "CAS count for SubChannel 1 regular reads", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x06", + "UMask": "0xC4", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH1.RD_UNDERFILL", + "BriefDescription": "CAS count for SubChannel 1 underfill reads", + "PublicDescription": "CAS count for SubChannel 1 underfill reads", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x06", + "UMask": "0xCF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH1.RD", + "BriefDescription": "CAS count for SubChannel 1, all reads", + "PublicDescription": "CAS count for SubChannel 1, all reads", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x06", + "UMask": "0xF0", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH1.WR", + "BriefDescription": "CAS count for SubChannel 1, all writes", + "PublicDescription": "CAS count for SubChannel 1, all writes", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x06", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH1.ALL", + "BriefDescription": "CAS count for SubChannel 1, all CAS operations", + "PublicDescription": "CAS count for SubChannel 1, all CAS operations", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x1a", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RDB_OCCUPANCY_SCH0", + "BriefDescription": "Read buffer occupancy on subchannel 0", + "PublicDescription": "Read buffer occupancy on subchannel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x1b", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RDB_OCCUPANCY_SCH1", + "BriefDescription": "Read buffer occupancy on subchannel 1", + "PublicDescription": "Read buffer occupancy on subchannel 1", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x80", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RPQ_OCCUPANCY_SCH0_PCH0", + "BriefDescription": "Read pending queue occupancy for subchannel 0, pseudochannel 0", + "PublicDescription": "Read pending queue occupancy for subchannel 0, pseudochannel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x81", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RPQ_OCCUPANCY_SCH0_PCH1", + "BriefDescription": "Read pending queue occupancy for subchannel 0, pseudochannel 1", + "PublicDescription": "Read pending queue occupancy for subchannel 0, pseudochannel 1", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x82", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RPQ_OCCUPANCY_SCH1_PCH0", + "BriefDescription": "Read pending queue occupancy for subchannel 1, pseudochannel 0", + "PublicDescription": "Read pending queue occupancy for subchannel 1, pseudochannel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x83", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RPQ_OCCUPANCY_SCH1_PCH1", + "BriefDescription": "Read pending queue occupancy for subchannel 1, pseudochannel 1", + "PublicDescription": "Read pending queue occupancy for subchannel 1, pseudochannel 1", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x84", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_WPQ_OCCUPANCY_SCH0_PCH0", + "BriefDescription": "Write pending queue occupancy for subchannel 0, pseudochannel 0", + "PublicDescription": "Write pending queue occupancy for subchannel 0, pseudochannel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x85", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_WPQ_OCCUPANCY_SCH0_PCH1", + "BriefDescription": "Write pending queue occupancy for subchannel 0, pseudochannel 1", + "PublicDescription": "Write pending queue occupancy for subchannel 0, pseudochannel 1", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x86", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_WPQ_OCCUPANCY_SCH1_PCH0", + "BriefDescription": "Write pending queue occupancy for subchannel 1, pseudochannel 0", + "PublicDescription": "Write pending queue occupancy for subchannel 1, pseudochannel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x87", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_WPQ_OCCUPANCY_SCH1_PCH1", + "BriefDescription": "Write pending queue occupancy for subchannel 1, pseudochannel 1", + "PublicDescription": "Write pending queue occupancy for subchannel 1, pseudochannel 1", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x01", + "UMask": "0x00", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_CLOCKTICKS", + "BriefDescription": "IIO Clockticks", + "PublicDescription": "IIO Clockticks", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x01", + "PortMask": "0x001", + "FCMask": "0x07", + "UMaskExt": "0x00070010", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0", + "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", + "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x04", + "PortMask": "0x001", + "FCMask": "0x07", + "UMaskExt": "0x00070010", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0", + "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", + "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x01", + "PortMask": "0x001", + "FCMask": "0x07", + "UMaskExt": "0x00070010", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART0", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x04", + "PortMask": "0x001", + "FCMask": "0x07", + "UMaskExt": "0x00070010", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART0", + "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x01", + "PortMask": "0x001", + "FCMask": "0x07", + "UMaskExt": "0x00070010", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART0", + "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x01", + "PortMask": "0x0FF", + "FCMask": "0x07", + "UMaskExt": "0x00070FF0", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.ALL_PARTS", + "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x04", + "PortMask": "0x0FF", + "FCMask": "0x07", + "UMaskExt": "0x00070FF0", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.ALL_PARTS", + "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x01", + "PortMask": "0x001", + "FCMask": "0x07", + "UMaskExt": "0x00070010", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART0", + "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x04", + "PortMask": "0x001", + "FCMask": "0x07", + "UMaskExt": "0x00070010", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART0", + "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IRP", + "EventCode": "0x01", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_I_CLOCKTICKS", + "BriefDescription": "IRP Clockticks", + "PublicDescription": "IRP Clockticks", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IRP", + "EventCode": "0x11", + "UMask": "0x08", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_I_TRANSACTIONS.WR_PREF", + "BriefDescription": "Inbound write (fast path) requests to coherent memory, received by the IRP resulting in write ownership requests issued by IRP to the mesh.", + "PublicDescription": "Inbound write (fast path) requests to coherent memory, received by the IRP resulting in write ownership requests issued by IRP to the mesh.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IRP", + "EventCode": "0x18", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_I_FAF_INSERTS", + "BriefDescription": "Inbound read requests received by the IRP and inserted into the FAF queue", + "PublicDescription": "Inbound read requests received by the IRP and inserted into the FAF queue", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "PCU", + "EventCode": "0x01", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_P_CLOCKTICKS", + "BriefDescription": "PCU Clockticks", + "PublicDescription": "PCU Clockticks: The PCU runs off a fixed 1 GHz clock. This event counts the number of pclk cycles measured while the counter was enabled. The pclk, like the Memory Controller's dclk, counts at a constant rate making it a good measure of actual wall time.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x03", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_PRE_COUNT.ALL", + "BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.", + "PublicDescription": "DRAM Precharge commands.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x32", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000001", + "EventName": "UNC_B2CMI_TRACKER_INSERTS.CH0", + "BriefDescription": "Tracker Inserts : Channel 0", + "PublicDescription": "Tracker Inserts : Channel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x16", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_B2CMI_DIRECT2CORE_TAKEN", + "BriefDescription": "Counts the number of times B2CMI egress did D2C (direct to core)", + "PublicDescription": "Counts the number of times B2CMI egress did D2C (direct to core)", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x01", + "PortMask": "0x02", + "FCMask": "0x07", + "UMaskExt": "0x00070020", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1", + "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", + "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x01", + "PortMask": "0x04", + "FCMask": "0x07", + "UMaskExt": "0x00070040", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2", + "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", + "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x01", + "PortMask": "0x08", + "FCMask": "0x07", + "UMaskExt": "0x00070080", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3", + "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", + "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x01", + "PortMask": "0x10", + "FCMask": "0x07", + "UMaskExt": "0x00070100", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART4", + "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", + "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x01", + "PortMask": "0x20", + "FCMask": "0x07", + "UMaskExt": "0x00070200", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART5", + "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", + "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x01", + "PortMask": "0x40", + "FCMask": "0x07", + "UMaskExt": "0x00070400", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART6", + "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", + "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x01", + "PortMask": "0x80", + "FCMask": "0x07", + "UMaskExt": "0x00070800", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART7", + "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", + "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x04", + "PortMask": "0x02", + "FCMask": "0x07", + "UMaskExt": "0x00070020", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1", + "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", + "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x04", + "PortMask": "0x04", + "FCMask": "0x07", + "UMaskExt": "0x00070040", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2", + "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", + "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x04", + "PortMask": "0x08", + "FCMask": "0x07", + "UMaskExt": "0x00070080", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3", + "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", + "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x04", + "PortMask": "0x10", + "FCMask": "0x07", + "UMaskExt": "0x00070100", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART4", + "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", + "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x04", + "PortMask": "0x20", + "FCMask": "0x07", + "UMaskExt": "0x00070200", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART5", + "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", + "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x04", + "PortMask": "0x40", + "FCMask": "0x07", + "UMaskExt": "0x00070400", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART6", + "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", + "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x04", + "PortMask": "0x80", + "FCMask": "0x07", + "UMaskExt": "0x00070800", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART7", + "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", + "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x59", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_DISTRESS_ASSERTED.DPT_IRQ", + "BriefDescription": "Distress signal assertion for dynamic prefetch throttle (DPT). Threshold for distress signal assertion reached in IRQ (immediate cause for triggering).", + "PublicDescription": "Distress signal assertion for dynamic prefetch throttle (DPT). Threshold for distress signal assertion reached in IRQ (immediate cause for triggering).", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x59", + "UMask": "0x02", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_DISTRESS_ASSERTED.DPT_TOR", + "BriefDescription": "Distress signal assertion for dynamic prefetch throttle (DPT). Threshold for distress signal assertion reached in TOR (immediate cause for triggering).", + "PublicDescription": "Distress signal assertion for dynamic prefetch throttle (DPT). Threshold for distress signal assertion reached in TOR (immediate cause for triggering).", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x59", + "UMask": "0x03", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_DISTRESS_ASSERTED.DPT_ANY", + "BriefDescription": "Distress signal assertion for dynamic prefetch throttle (DPT). Threshold for distress signal assertion reached in TOR or IRQ (immediate cause for triggering).", + "PublicDescription": "Distress signal assertion for dynamic prefetch throttle (DPT). Threshold for distress signal assertion reached in TOR or IRQ (immediate cause for triggering).", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHACMS", + "EventCode": "0x01", + "UMask": "0x00", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHACMS_CLOCKTICKS", + "BriefDescription": "Clockticks for CMS units attached to CHA", + "PublicDescription": "UNC_CHACMS_CLOCKTICKS", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x01", + "PortMask": "0x002", + "FCMask": "0x07", + "UMaskExt": "0x00070020", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART1", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x04", + "PortMask": "0x002", + "FCMask": "0x07", + "UMaskExt": "0x00070020", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART1", + "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x01", + "PortMask": "0x004", + "FCMask": "0x07", + "UMaskExt": "0x00070040", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART2", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x04", + "PortMask": "0x004", + "FCMask": "0x07", + "UMaskExt": "0x00070040", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART2", + "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x01", + "PortMask": "0x008", + "FCMask": "0x07", + "UMaskExt": "0x00070080", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART3", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x04", + "PortMask": "0x008", + "FCMask": "0x07", + "UMaskExt": "0x00070080", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART3", + "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x01", + "PortMask": "0x010", + "FCMask": "0x07", + "UMaskExt": "0x00070100", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART4", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x04", + "PortMask": "0x010", + "FCMask": "0x07", + "UMaskExt": "0x00070100", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART4", + "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x01", + "PortMask": "0x020", + "FCMask": "0x07", + "UMaskExt": "0x00070200", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART5", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x04", + "PortMask": "0x020", + "FCMask": "0x07", + "UMaskExt": "0x00070200", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART5", + "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x01", + "PortMask": "0x040", + "FCMask": "0x07", + "UMaskExt": "0x00070400", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART6", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x04", + "PortMask": "0x040", + "FCMask": "0x07", + "UMaskExt": "0x00070400", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART6", + "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x01", + "PortMask": "0x080", + "FCMask": "0x07", + "UMaskExt": "0x00070800", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART7", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x04", + "PortMask": "0x080", + "FCMask": "0x07", + "UMaskExt": "0x00070800", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART7", + "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x01", + "PortMask": "0x002", + "FCMask": "0x07", + "UMaskExt": "0x00070020", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART1", + "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x01", + "PortMask": "0x004", + "FCMask": "0x07", + "UMaskExt": "0x00070040", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART2", + "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x01", + "PortMask": "0x008", + "FCMask": "0x07", + "UMaskExt": "0x00070080", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART3", + "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x01", + "PortMask": "0x010", + "FCMask": "0x07", + "UMaskExt": "0x00070100", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART4", + "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x01", + "PortMask": "0x020", + "FCMask": "0x07", + "UMaskExt": "0x00070200", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART5", + "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x01", + "PortMask": "0x040", + "FCMask": "0x07", + "UMaskExt": "0x00070400", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART6", + "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x01", + "PortMask": "0x080", + "FCMask": "0x07", + "UMaskExt": "0x00070800", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART7", + "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x01", + "PortMask": "0x002", + "FCMask": "0x07", + "UMaskExt": "0x00070020", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART1", + "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x04", + "PortMask": "0x002", + "FCMask": "0x07", + "UMaskExt": "0x00070020", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART1", + "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x01", + "PortMask": "0x004", + "FCMask": "0x07", + "UMaskExt": "0x00070040", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART2", + "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x04", + "PortMask": "0x004", + "FCMask": "0x07", + "UMaskExt": "0x00070040", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART2", + "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x01", + "PortMask": "0x008", + "FCMask": "0x07", + "UMaskExt": "0x00070080", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART3", + "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x04", + "PortMask": "0x008", + "FCMask": "0x07", + "UMaskExt": "0x00070080", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART3", + "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x01", + "PortMask": "0x010", + "FCMask": "0x07", + "UMaskExt": "0x00070100", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART4", + "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x04", + "PortMask": "0x010", + "FCMask": "0x07", + "UMaskExt": "0x00070100", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART4", + "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x01", + "PortMask": "0x020", + "FCMask": "0x07", + "UMaskExt": "0x00070200", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART5", + "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x04", + "PortMask": "0x020", + "FCMask": "0x07", + "UMaskExt": "0x00070200", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART5", + "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x01", + "PortMask": "0x040", + "FCMask": "0x07", + "UMaskExt": "0x00070400", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART6", + "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x04", + "PortMask": "0x040", + "FCMask": "0x07", + "UMaskExt": "0x00070400", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART6", + "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x01", + "PortMask": "0x080", + "FCMask": "0x07", + "UMaskExt": "0x00070800", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART7", + "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC1", + "UMask": "0x04", + "PortMask": "0x080", + "FCMask": "0x07", + "UMaskExt": "0x00070800", + "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART7", + "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x10", + "UMask": "0x10", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RPQ_INSERTS.SCH0_PCH0", + "BriefDescription": "Read Pending Queue inserts for subchannel 0, pseudochannel 0", + "PublicDescription": "Read Pending Queue inserts for subchannel 0, pseudochannel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x10", + "UMask": "0x20", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RPQ_INSERTS.SCH0_PCH1", + "BriefDescription": "Read Pending Queue inserts for subchannel 0, pseudochannel 1", + "PublicDescription": "Read Pending Queue inserts for subchannel 0, pseudochannel 1", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x10", + "UMask": "0x40", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RPQ_INSERTS.SCH1_PCH0", + "BriefDescription": "Read Pending Queue inserts for subchannel 1, pseudochannel 0", + "PublicDescription": "Read Pending Queue inserts for subchannel 1, pseudochannel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x10", + "UMask": "0x80", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RPQ_INSERTS.SCH1_PCH1", + "BriefDescription": "Read Pending Queue inserts for subchannel 1, pseudochannel 1", + "PublicDescription": "Read Pending Queue inserts for subchannel 1, pseudochannel 1", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x22", + "UMask": "0x10", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_WPQ_INSERTS.SCH0_PCH0", + "BriefDescription": "Write Pending Queue inserts for subchannel 0, pseudochannel 0", + "PublicDescription": "Write Pending Queue inserts for subchannel 0, pseudochannel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x22", + "UMask": "0x20", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_WPQ_INSERTS.SCH0_PCH1", + "BriefDescription": "Write Pending Queue inserts for subchannel 0, pseudochannel 1", + "PublicDescription": "Write Pending Queue inserts for subchannel 0, pseudochannel 1", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x22", + "UMask": "0x40", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_WPQ_INSERTS.SCH1_PCH0", + "BriefDescription": "Write Pending Queue inserts for subchannel 1, pseudochannel 0", + "PublicDescription": "Write Pending Queue inserts for subchannel 1, pseudochannel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x22", + "UMask": "0x80", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_WPQ_INSERTS.SCH1_PCH1", + "BriefDescription": "Write Pending Queue inserts for subchannel 1, pseudochannel 1", + "PublicDescription": "Write Pending Queue inserts for subchannel 1, pseudochannel 1", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x02", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FF", + "EventName": "UNC_CHA_TOR_INSERTS.LLC_OR_SF_EVICTIONS", + "BriefDescription": "TOR Inserts for SF or LLC Evictions", + "PublicDescription": "TOR allocation occurred as a result of SF/LLC evictions (came from the ISMQ)", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C826FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_LOCAL", + "BriefDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd_Opt, and which target local memory", + "PublicDescription": "TOR Inserts : DRd_Opt issued by iA Cores that Missed the LLC - HOMed locally", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8A6FE", + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_PREF_LOCAL", + "BriefDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRD_PREF_OPT, and target local memory", + "PublicDescription": "TOR Inserts : DRd_Opt_Prefs issued by iA Cores that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + } + ] +} \ No newline at end of file diff --git a/GRR/events/grandridge_uncore_experimental.json b/GRR/events/grandridge_uncore_experimental.json new file mode 100644 index 00000000..69654da4 --- /dev/null +++ b/GRR/events/grandridge_uncore_experimental.json @@ -0,0 +1,2639 @@ +{ + "Header": { + "Copyright": "Copyright (c) 2001 - 2024 Intel Corporation. All rights reserved.", + "Info": "Performance Monitoring Events for Intel(R) Grand Ridge Base Transceiver Station Family - V1.01", + "DatePublished": "01/16/2024", + "Version": "1.01", + "Legend": "" + }, + "Events": [ + { + "Unit": "B2CMI", + "EventCode": "0x24", + "UMask": "0x08", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000001", + "EventName": "UNC_B2CMI_IMC_READS.TO_DDR_AS_MEM", + "BriefDescription": "Counts reads to 1lm non persistent memory regions", + "PublicDescription": "Counts reads to 1lm non persistent memory regions", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x25", + "UMask": "0x20", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000001", + "EventName": "UNC_B2CMI_IMC_WRITES.TO_DDR_AS_MEM", + "BriefDescription": "DDR - All Channels", + "PublicDescription": "DDR - All Channels", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x40", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_B2CMI_WR_TRACKER_INSERTS.CH0", + "BriefDescription": "Write Tracker Inserts : Channel 0", + "PublicDescription": "Write Tracker Inserts : Channel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x54", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_B2CMI_PREFCAM_OCCUPANCY.CH0", + "BriefDescription": "Prefetch CAM Occupancy : Channel 0", + "PublicDescription": "Prefetch CAM Occupancy : Channel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "B2CMI", + "EventCode": "0x56", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_B2CMI_PREFCAM_INSERTS.CH0_XPT", + "BriefDescription": "Prefetch CAM Inserts : XPT - Ch 0", + "PublicDescription": "Prefetch CAM Inserts : XPT - Ch 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00001BC8", + "EventName": "UNC_CHA_LLC_LOOKUP.RFO", + "BriefDescription": "Cache Lookups: All RFO and RFO Prefetches", + "PublicDescription": "Cache Lookups : All RFOs - Demand and Prefetches", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00001BC1", + "EventName": "UNC_CHA_LLC_LOOKUP.DATA_RD", + "BriefDescription": "Cache Lookups: Read Requests and Read Prefetches", + "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2. This has numerous filters available. Note the non-standard filtering equation. This event will count requests that lookup the cache multiple times with multiple increments. One must ALWAYS set umask bit 0 and select a state or states to match. Otherwise, the event will count nothing. CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00001BD0", + "EventName": "UNC_CHA_LLC_LOOKUP.CODE", + "BriefDescription": "Cache Lookups: CRd Requests", + "PublicDescription": "Cache Lookups : CRd Requests", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000BDF", + "EventName": "UNC_CHA_LLC_LOOKUP.LOCALLY_HOMED_ADDRESS", + "BriefDescription": "Cache Lookups: All Requests to Locally Homed Memory", + "PublicDescription": "Cache Lookups : Transactions homed locally", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x000019C1", + "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_DATA_RD", + "BriefDescription": "Cache Lookups: Read Requests and Read Prefetches to Locally Homed Memory", + "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2. This has numerous filters available. Note the non-standard filtering equation. This event will count requests that lookup the cache multiple times with multiple increments. One must ALWAYS set umask bit 0 and select a state or states to match. Otherwise, the event will count nothing. CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x000019C8", + "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_RFO", + "BriefDescription": "Cache Lookups: RFO Requests and RFO Prefetches to Locally Homed Memory", + "PublicDescription": "Cache Lookups : RFO Requests", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x000019D0", + "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_CODE", + "BriefDescription": "Cache Lookups: Code Read Requests and Code Read Prefetches to Locally Homed Memory", + "PublicDescription": "Cache Lookups : CRd Requests", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00001841", + "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_DMND_DATA_RD", + "BriefDescription": "Cache Lookups: Read Requests to Locally Homed Memory", + "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2. This has numerous filters available. Note the non-standard filtering equation. This event will count requests that lookup the cache multiple times with multiple increments. One must ALWAYS set umask bit 0 and select a state or states to match. Otherwise, the event will count nothing. CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00001848", + "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_DMND_RFO", + "BriefDescription": "Cache Lookups: RFO Requests to Locally Homed Memory", + "PublicDescription": "Cache Lookups : RFO Requests", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00001850", + "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_DMND_CODE", + "BriefDescription": "Cache Lookups: Code Read Requests to Locally Homed Memory", + "PublicDescription": "Cache Lookups : CRd Requests", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00001981", + "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_PF_DATA_RD", + "BriefDescription": "Cache Lookups: Read Prefetches to Locally Homed Memory", + "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2. This has numerous filters available. Note the non-standard filtering equation. This event will count requests that lookup the cache multiple times with multiple increments. One must ALWAYS set umask bit 0 and select a state or states to match. Otherwise, the event will count nothing. CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00001908", + "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_PF_RFO", + "BriefDescription": "Cache Lookups: RFO Prefetches to Locally Homed Memory", + "PublicDescription": "Cache Lookups : RFO Requests", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00001910", + "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_PF_CODE", + "BriefDescription": "Cache Lookups: Code Prefetches to Locally Homed Memory", + "PublicDescription": "Cache Lookups : CRd Requests", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x0000189D", + "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_LLC_PF", + "BriefDescription": "Cache Lookups: LLC Prefetch Requests to Locally Homed Memory", + "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2. This has numerous filters available. Note the non-standard filtering equation. This event will count requests that lookup the cache multiple times with multiple increments. One must ALWAYS set umask bit 0 and select a state or states to match. Otherwise, the event will count nothing. CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x0000199D", + "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_PF", + "BriefDescription": "Cache Lookups: All Prefetches to Locally Homed Memory", + "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2. This has numerous filters available. Note the non-standard filtering equation. This event will count requests that lookup the cache multiple times with multiple increments. One must ALWAYS set umask bit 0 and select a state or states to match. Otherwise, the event will count nothing. CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00001FC1", + "EventName": "UNC_CHA_LLC_LOOKUP.DATA_READ_ALL", + "BriefDescription": "Cache Lookups: Read Requests, Read Prefetches, and Snoops", + "PublicDescription": "Cache Lookups : Data Reads", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00001FC1", + "EventName": "UNC_CHA_LLC_LOOKUP.DATA_READ_MISS", + "BriefDescription": "Cache Lookups: Read Requests, Read Prefetches, and Snoops which miss the Cache", + "PublicDescription": "Cache Lookups : Data Read Misses", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000841", + "EventName": "UNC_CHA_LLC_LOOKUP.DATA_READ_LOCAL", + "BriefDescription": "Cache Lookups: Read Requests to Locally Homed Memory", + "PublicDescription": "Cache Lookups : Demand Data Reads, Core and LLC prefetches", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000842", + "EventName": "UNC_CHA_LLC_LOOKUP.WRITE_LOCAL", + "BriefDescription": "Cache Lookups: Writes to Locally Homed Memory (includes writebacks from L1/L2)", + "PublicDescription": "Cache Lookups : Writes", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x34", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x000009C8", + "EventName": "UNC_CHA_LLC_LOOKUP.RFO_LOCAL", + "BriefDescription": "Cache Lookups: RFO Requests and RFO Prefetches to Locally Homed Memory", + "PublicDescription": "Cache Lookups : Locally HOMed RFOs - Demand and Prefetches", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FF", + "EventName": "UNC_CHA_TOR_INSERTS.ALL", + "BriefDescription": "All TOR Inserts", + "PublicDescription": "TOR Inserts : All", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FF", + "EventName": "UNC_CHA_TOR_INSERTS.IA", + "BriefDescription": "All locally initiated requests from IA Cores", + "PublicDescription": "TOR Inserts : All requests from iA Cores", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FD", + "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT", + "BriefDescription": "All locally initiated requests from IA Cores which hit the cache", + "PublicDescription": "TOR Inserts : All requests from iA Cores that Hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FF", + "EventName": "UNC_CHA_TOR_INSERTS.IO", + "BriefDescription": "All TOR inserts from local IO devices", + "PublicDescription": "TOR Inserts : All requests from IO Devices", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FD", + "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT", + "BriefDescription": "All TOR inserts from local IO devices which hit the cache", + "PublicDescription": "TOR Inserts : All requests from IO Devices that hit the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FE", + "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS", + "BriefDescription": "All TOR inserts from local IO devices which miss the cache", + "PublicDescription": "TOR Inserts : All requests from IO Devices that missed the LLC", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C000FF", + "EventName": "UNC_CHA_TOR_INSERTS.LOC_IO", + "BriefDescription": "All from Local IO", + "PublicDescription": "TOR Inserts : All from Local IO", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C000FF", + "EventName": "UNC_CHA_TOR_INSERTS.LOC_IA", + "BriefDescription": "All from Local iA", + "PublicDescription": "TOR Inserts : All from Local iA", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x35", + "UMask": "0x05", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C000FF", + "EventName": "UNC_CHA_TOR_INSERTS.LOC_ALL", + "BriefDescription": "All locally initiated requests", + "PublicDescription": "TOR Inserts : All from Local iA and IO", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0xFF", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.ALL", + "BriefDescription": "Occupancy for all TOR entries", + "PublicDescription": "TOR Occupancy : All", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA", + "BriefDescription": "TOR Occupancy for All locally initiated requests from IA Cores", + "PublicDescription": "TOR Occupancy : All requests from iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT", + "BriefDescription": "TOR Occupancy for All locally initiated requests from IA Cores which hit the cache", + "PublicDescription": "TOR Occupancy : All requests from iA Cores that Hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS", + "BriefDescription": "TOR Occupancy for All locally initiated requests from IA Cores which miss the cache", + "PublicDescription": "TOR Occupancy : All requests from iA Cores that Missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO", + "BriefDescription": "TOR Occupancy for All TOR inserts from local IO devices", + "PublicDescription": "TOR Occupancy : All requests from IO Devices", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT", + "BriefDescription": "TOR Occupancy for All TOR inserts from local IO devices which hit the cache", + "PublicDescription": "TOR Occupancy : All requests from IO Devices that hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C001FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS", + "BriefDescription": "TOR Occupancy for All TOR inserts from local IO devices which miss the cache", + "PublicDescription": "TOR Occupancy : All requests from IO Devices that missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C000FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.LOC_IO", + "BriefDescription": "TOR Occupancy for All from Local IO", + "PublicDescription": "TOR Occupancy : All from Local IO", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C000FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.LOC_IA", + "BriefDescription": "TOR Occupancy for All from Local iA", + "PublicDescription": "TOR Occupancy : All from Local iA", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x05", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C000FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.LOC_ALL", + "BriefDescription": "TOR Occupancy for All locally initiated requests", + "PublicDescription": "TOR Occupancy : All from Local iA and IO", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8A7FD", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD_OPT_PREF", + "BriefDescription": "TOR Occupancy for Data read opt prefetch from local IA that hit the cache", + "PublicDescription": "TOR Occupancy : DRd_Opt_Prefs issued by iA Cores that hit the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8A7FE", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_OPT_PREF", + "BriefDescription": "TOR Occupancy for Data read opt prefetch from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : DRd_Opt_Prefs issued by iA Cores that missed the LLC", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x36", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00C8A7FF", + "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_DRD_OPT_PREF", + "BriefDescription": "TOR Occupancy for Data read opt prefetch from local IA that miss the cache", + "PublicDescription": "TOR Occupancy : DRd_Opt_Prefs issued by iA Cores", + "Counter": "0", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x37", + "UMask": "0x10", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_LLC_VICTIMS.IO", + "BriefDescription": "Lines Victimized : IO traffic : Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", + "PublicDescription": "Lines Victimized : IO traffic", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x37", + "UMask": "0x20", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_LLC_VICTIMS.IA", + "BriefDescription": "Lines Victimized : IA traffic : Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", + "PublicDescription": "Lines Victimized : IA traffic", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x37", + "UMask": "0x0F", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000020", + "EventName": "UNC_CHA_LLC_VICTIMS.LOCAL_ALL", + "BriefDescription": "Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", + "PublicDescription": "Lines Victimized : Local - All Lines", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x37", + "UMask": "0x0F", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_LLC_VICTIMS.ALL", + "BriefDescription": "Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", + "PublicDescription": "Lines Victimized : All Lines Victimized", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x37", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_LLC_VICTIMS.TOTAL_M", + "BriefDescription": "Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", + "PublicDescription": "Lines Victimized : Lines in M state", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x37", + "UMask": "0x02", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_LLC_VICTIMS.TOTAL_E", + "BriefDescription": "Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", + "PublicDescription": "Lines Victimized : Lines in E state", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x37", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_LLC_VICTIMS.TOTAL_S", + "BriefDescription": "Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", + "PublicDescription": "Lines Victimized : Lines in S State", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x55", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_OSB.LOCAL_INVITOE", + "BriefDescription": "OSB Snoop Broadcast : Local InvItoE : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.", + "PublicDescription": "OSB Snoop Broadcast : Local InvItoE", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x55", + "UMask": "0x02", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_OSB.LOCAL_READ", + "BriefDescription": "OSB Snoop Broadcast : Local Rd : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.", + "PublicDescription": "OSB Snoop Broadcast : Local Rd", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x55", + "UMask": "0x20", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_OSB.OFF_PWRHEURISTIC", + "BriefDescription": "OSB Snoop Broadcast : Off : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.", + "PublicDescription": "OSB Snoop Broadcast : Off", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x5b", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_IMC_WRITES_COUNT.FULL", + "BriefDescription": "Counts when a normal (Non-Isochronous) full line write is issued from the CHA to the any of the memory controller channels.", + "PublicDescription": "Counts when a normal (Non-Isochronous) full line write is issued from the CHA to the any of the memory controller channels.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x5b", + "UMask": "0x02", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_IMC_WRITES_COUNT.PARTIAL", + "BriefDescription": "CHA to iMC Full Line Writes Issued : Partial Non-ISOCH : Counts the total number of full line writes issued from the HA into the memory controller.", + "PublicDescription": "CHA to iMC Full Line Writes Issued : Partial Non-ISOCH", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x5b", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_IMC_WRITES_COUNT.FULL_PRIORITY", + "BriefDescription": "CHA to iMC Full Line Writes Issued : ISOCH Full Line : Counts the total number of full line writes issued from the HA into the memory controller.", + "PublicDescription": "CHA to iMC Full Line Writes Issued : ISOCH Full Line", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x5b", + "UMask": "0x08", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_CHA_IMC_WRITES_COUNT.PARTIAL_PRIORITY", + "BriefDescription": "CHA to iMC Full Line Writes Issued : ISOCH Partial : Counts the total number of full line writes issued from the HA into the memory controller.", + "PublicDescription": "CHA to iMC Full Line Writes Issued : ISOCH Partial", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x01", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_HCLOCKTICKS", + "BriefDescription": "Number of DRAM HCLK clock cycles while the event is enabled", + "PublicDescription": "DRAM Clockticks", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x02", + "UMask": "0xF1", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_ACT_COUNT.RD", + "BriefDescription": "DRAM Activate Count : Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", + "PublicDescription": "DRAM Activate Count : Read transaction on Page Empty or Page Miss", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x02", + "UMask": "0xF2", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_ACT_COUNT.WR", + "BriefDescription": "DRAM Activate Count : Write transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", + "PublicDescription": "DRAM Activate Count : Write transaction on Page Empty or Page Miss", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x02", + "UMask": "0xF4", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_ACT_COUNT.UFILL", + "BriefDescription": "DRAM Activate Count : Underfill Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", + "PublicDescription": "DRAM Activate Count : Underfill Read transaction on Page Empty or Page Miss", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x03", + "UMask": "0xF1", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_PRE_COUNT.RD", + "BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.", + "PublicDescription": "DRAM Precharge commands.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x03", + "UMask": "0xF2", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_PRE_COUNT.WR", + "BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.", + "PublicDescription": "DRAM Precharge commands.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x03", + "UMask": "0xF4", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_PRE_COUNT.UFILL", + "BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.", + "PublicDescription": "DRAM Precharge commands.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x05", + "UMask": "0xE0", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH0.WR_PRE", + "BriefDescription": "CAS count for SubChannel 0 auto-precharge writes", + "PublicDescription": "CAS count for SubChannel 0 auto-precharge writes", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x05", + "UMask": "0xD0", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH0.WR_NONPRE", + "BriefDescription": "CAS count for SubChannel 0 regular writes", + "PublicDescription": "CAS count for SubChannel 0 regular writes", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x06", + "UMask": "0xE0", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH1.WR_PRE", + "BriefDescription": "CAS count for SubChannel 1 auto-precharge writes", + "PublicDescription": "CAS count for SubChannel 1 auto-precharge writes", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x06", + "UMask": "0xD0", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_CAS_COUNT_SCH1.WR_NONPRE", + "BriefDescription": "CAS count for SubChannel 1 regular writes", + "PublicDescription": "CAS count for SubChannel 1 regular writes", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x10", + "UMask": "0x50", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RPQ_INSERTS.PCH0", + "BriefDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue. This queue is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This includes both ISOCH and non-ISOCH requests.", + "PublicDescription": "Read Pending Queue Allocations", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x10", + "UMask": "0xA0", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RPQ_INSERTS.PCH1", + "BriefDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue. This queue is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This includes both ISOCH and non-ISOCH requests.", + "PublicDescription": "Read Pending Queue Allocations", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x22", + "UMask": "0x50", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_WPQ_INSERTS.PCH0", + "BriefDescription": "Write Pending Queue Allocations", + "PublicDescription": "Write Pending Queue Allocations", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x22", + "UMask": "0xA0", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_WPQ_INSERTS.PCH1", + "BriefDescription": "Write Pending Queue Allocations", + "PublicDescription": "Write Pending Queue Allocations", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x17", + "UMask": "0x40", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RDB_INSERTS.SCH0", + "BriefDescription": "Read buffer inserts on subchannel 0", + "PublicDescription": "Read buffer inserts on subchannel 0", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IMC", + "EventCode": "0x17", + "UMask": "0x80", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_M_RDB_INSERTS.SCH1", + "BriefDescription": "Read buffer inserts on subchannel 1", + "PublicDescription": "Read buffer inserts on subchannel 1", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x02", + "PortMask": "0x001", + "FCMask": "0x07", + "UMaskExt": "0x00070010", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART0", + "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x02", + "PortMask": "0x001", + "FCMask": "0x07", + "UMaskExt": "0x00070010", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART0", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x04", + "PortMask": "0x001", + "FCMask": "0x07", + "UMaskExt": "0x00070010", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART0", + "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC2", + "UMask": "0x04", + "PortMask": "0x001", + "FCMask": "0x07", + "UMaskExt": "0x00070010", + "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART0", + "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "PublicDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC2", + "UMask": "0x04", + "PortMask": "0x002", + "FCMask": "0x07", + "UMaskExt": "0x00070020", + "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART1", + "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "PublicDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC2", + "UMask": "0x04", + "PortMask": "0x004", + "FCMask": "0x07", + "UMaskExt": "0x00070040", + "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART2", + "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "PublicDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC2", + "UMask": "0x04", + "PortMask": "0x008", + "FCMask": "0x07", + "UMaskExt": "0x00070080", + "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART3", + "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "PublicDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC2", + "UMask": "0x04", + "PortMask": "0x010", + "FCMask": "0x07", + "UMaskExt": "0x00070100", + "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART4", + "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "PublicDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC2", + "UMask": "0x04", + "PortMask": "0x020", + "FCMask": "0x07", + "UMaskExt": "0x00070200", + "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART5", + "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "PublicDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC2", + "UMask": "0x04", + "PortMask": "0x040", + "FCMask": "0x07", + "UMaskExt": "0x00070400", + "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART6", + "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "PublicDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC2", + "UMask": "0x04", + "PortMask": "0x080", + "FCMask": "0x07", + "UMaskExt": "0x00070800", + "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART7", + "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "PublicDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC2", + "UMask": "0x04", + "PortMask": "0x0FF", + "FCMask": "0x07", + "UMaskExt": "0x00070FF0", + "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.ALL_PARTS", + "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "PublicDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x40", + "UMask": "0x04", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_IOMMU0.4K_HITS", + "BriefDescription": "IOTLB Hits to a 4K Page", + "PublicDescription": "IOTLB Hits to a 4K Page", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x40", + "UMask": "0x08", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_IOMMU0.2M_HITS", + "BriefDescription": "IOTLB Hits to a 2M Page", + "PublicDescription": "IOTLB Hits to a 2M Page", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x40", + "UMask": "0x10", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_IOMMU0.1G_HITS", + "BriefDescription": "IOTLB Hits to a 1G Page", + "PublicDescription": "IOTLB Hits to a 1G Page", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x40", + "UMask": "0x40", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_IOMMU0.CTXT_CACHE_LOOKUPS", + "BriefDescription": "Context cache lookups", + "PublicDescription": "Context cache lookups", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x40", + "UMask": "0x80", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_IOMMU0.CTXT_CACHE_HITS", + "BriefDescription": "Context cache hits", + "PublicDescription": "Context cache hits", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x41", + "UMask": "0xC0", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_IOMMU1.NUM_MEM_ACCESSES", + "BriefDescription": "IOMMU memory access (both low and high priority)", + "PublicDescription": "IOMMU memory access (both low and high priority)", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IRP", + "EventCode": "0x0F", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_I_CACHE_TOTAL_OCCUPANCY.MEM", + "BriefDescription": "Total Write Cache Occupancy : Mem", + "PublicDescription": "Total Write Cache Occupancy : Mem", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IRP", + "EventCode": "0x19", + "UMask": "0x00", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_I_FAF_OCCUPANCY", + "BriefDescription": "FAF occupancy", + "PublicDescription": "FAF occupancy", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IRP", + "EventCode": "0x1F", + "UMask": "0x10", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_I_MISC1.LOST_FWD", + "BriefDescription": "Misc Events - Set 1 : Lost Forward : Snoop pulled away ownership before a write was committed", + "PublicDescription": "Misc Events - Set 1 : Lost Forward : Snoop pulled away ownership before a write was committed", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xD5", + "UMask": "0x01", + "PortMask": "0x001", + "FCMask": "0x07", + "UMaskExt": "0x00070010", + "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART0", + "BriefDescription": "Count of allocations in the completion buffer", + "PublicDescription": "Count of allocations in the completion buffer", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xD5", + "UMask": "0x02", + "PortMask": "0x002", + "FCMask": "0x07", + "UMaskExt": "0x00070020", + "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART1", + "BriefDescription": "Count of allocations in the completion buffer", + "PublicDescription": "Count of allocations in the completion buffer", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xD5", + "UMask": "0x04", + "PortMask": "0x004", + "FCMask": "0x07", + "UMaskExt": "0x00070040", + "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART2", + "BriefDescription": "Count of allocations in the completion buffer", + "PublicDescription": "Count of allocations in the completion buffer", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xD5", + "UMask": "0x08", + "PortMask": "0x008", + "FCMask": "0x07", + "UMaskExt": "0x00070080", + "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART3", + "BriefDescription": "Count of allocations in the completion buffer", + "PublicDescription": "Count of allocations in the completion buffer", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xD5", + "UMask": "0x10", + "PortMask": "0x010", + "FCMask": "0x07", + "UMaskExt": "0x00070100", + "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART4", + "BriefDescription": "Count of allocations in the completion buffer", + "PublicDescription": "Count of allocations in the completion buffer", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xD5", + "UMask": "0x20", + "PortMask": "0x020", + "FCMask": "0x07", + "UMaskExt": "0x00070200", + "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART5", + "BriefDescription": "Count of allocations in the completion buffer", + "PublicDescription": "Count of allocations in the completion buffer", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xD5", + "UMask": "0x40", + "PortMask": "0x040", + "FCMask": "0x07", + "UMaskExt": "0x00070400", + "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART6", + "BriefDescription": "Count of allocations in the completion buffer", + "PublicDescription": "Count of allocations in the completion buffer", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xD5", + "UMask": "0x80", + "PortMask": "0x080", + "FCMask": "0x07", + "UMaskExt": "0x00070800", + "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART7", + "BriefDescription": "Count of allocations in the completion buffer", + "PublicDescription": "Count of allocations in the completion buffer", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xD5", + "UMask": "0xFF", + "PortMask": "0x0FF", + "FCMask": "0x07", + "UMaskExt": "0x00070FF0", + "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL_PARTS", + "BriefDescription": "Count of allocations in the completion buffer", + "PublicDescription": "Count of allocations in the completion buffer", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x02", + "PortMask": "0x002", + "FCMask": "0x07", + "UMaskExt": "0x00070020", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART1", + "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x02", + "PortMask": "0x004", + "FCMask": "0x07", + "UMaskExt": "0x00070040", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART2", + "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x02", + "PortMask": "0x008", + "FCMask": "0x07", + "UMaskExt": "0x00070080", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART3", + "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x02", + "PortMask": "0x010", + "FCMask": "0x07", + "UMaskExt": "0x00070100", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART4", + "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x02", + "PortMask": "0x020", + "FCMask": "0x07", + "UMaskExt": "0x00070200", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART5", + "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x02", + "PortMask": "0x040", + "FCMask": "0x07", + "UMaskExt": "0x00070400", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART6", + "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x83", + "UMask": "0x02", + "PortMask": "0x080", + "FCMask": "0x07", + "UMaskExt": "0x00070800", + "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART7", + "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x02", + "PortMask": "0x002", + "FCMask": "0x07", + "UMaskExt": "0x00070020", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART1", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x02", + "PortMask": "0x004", + "FCMask": "0x07", + "UMaskExt": "0x00070040", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART2", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x02", + "PortMask": "0x008", + "FCMask": "0x07", + "UMaskExt": "0x00070080", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART3", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x02", + "PortMask": "0x010", + "FCMask": "0x07", + "UMaskExt": "0x00070100", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART4", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x02", + "PortMask": "0x020", + "FCMask": "0x07", + "UMaskExt": "0x00070200", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART5", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x02", + "PortMask": "0x040", + "FCMask": "0x07", + "UMaskExt": "0x00070400", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART6", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x84", + "UMask": "0x02", + "PortMask": "0x080", + "FCMask": "0x07", + "UMaskExt": "0x00070800", + "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART7", + "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", + "Counter": "0,1", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x04", + "PortMask": "0x002", + "FCMask": "0x07", + "UMaskExt": "0x00070020", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART1", + "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x04", + "PortMask": "0x004", + "FCMask": "0x07", + "UMaskExt": "0x00070040", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART2", + "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x04", + "PortMask": "0x008", + "FCMask": "0x07", + "UMaskExt": "0x00070080", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART3", + "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x04", + "PortMask": "0x010", + "FCMask": "0x07", + "UMaskExt": "0x00070100", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART4", + "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x04", + "PortMask": "0x020", + "FCMask": "0x07", + "UMaskExt": "0x00070200", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART5", + "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x04", + "PortMask": "0x040", + "FCMask": "0x07", + "UMaskExt": "0x00070400", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART6", + "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0xC0", + "UMask": "0x04", + "PortMask": "0x080", + "FCMask": "0x07", + "UMaskExt": "0x00070800", + "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART7", + "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", + "Counter": "2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x40", + "UMask": "0x01", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_IOMMU0.FIRST_LOOKUPS", + "BriefDescription": "IOTLB lookups first", + "PublicDescription": "IOTLB lookups first", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x40", + "UMask": "0x20", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_IOMMU0.MISSES", + "BriefDescription": "IOTLB Fills (same as IOTLB miss)", + "PublicDescription": "IOTLB Fills (same as IOTLB miss)", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x41", + "UMask": "0x04", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_IOMMU1.SLPWC_1G_HITS", + "BriefDescription": "Second Level Page Walk Cache Hit to a 1G page", + "PublicDescription": "Second Level Page Walk Cache Hit to a 1G page", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x41", + "UMask": "0x08", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_IOMMU1.SLPWC_512G_HITS", + "BriefDescription": "Second Level Page Walk Cache Hit to a 512G page", + "PublicDescription": "Second Level Page Walk Cache Hit to a 512G page", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x41", + "UMask": "0x10", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_IOMMU1.SLPWC_256T_HITS", + "BriefDescription": "Second Level Page Walk Cache Hit to a 256T page", + "PublicDescription": "Second Level Page Walk Cache Hit to a 256T page", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x37", + "UMask": "0x01", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000020", + "EventName": "UNC_CHA_LLC_VICTIMS.LOCAL_M", + "BriefDescription": "Lines Victimized : Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", + "PublicDescription": "Lines Victimized : Local - Lines in M State", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x37", + "UMask": "0x02", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000020", + "EventName": "UNC_CHA_LLC_VICTIMS.LOCAL_E", + "BriefDescription": "Lines Victimized : Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", + "PublicDescription": "Lines Victimized : Local - Lines in E State", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x37", + "UMask": "0x04", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000020", + "EventName": "UNC_CHA_LLC_VICTIMS.LOCAL_S", + "BriefDescription": "Lines Victimized : Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", + "PublicDescription": "Lines Victimized : Local - Lines in S State", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "CHA", + "EventCode": "0x37", + "UMask": "0x08", + "PortMask": "0x00", + "FCMask": "0x00", + "UMaskExt": "0x00000020", + "EventName": "UNC_CHA_LLC_VICTIMS.LOCAL_F", + "BriefDescription": "Lines Victimized : Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", + "PublicDescription": "Lines Victimized : Local - Lines in F State", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x42", + "UMask": "0x00", + "PortMask": "0x000", + "FCMask": "0x00", + "UMaskExt": "0x00000000", + "EventName": "UNC_IIO_PWT_OCCUPANCY", + "BriefDescription": "All 9 bits of Page Walk Tracker Occupancy", + "PublicDescription": "All 9 bits of Page Walk Tracker Occupancy", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x8e", + "UMask": "0x01", + "PortMask": "0x0FF", + "FCMask": "0x07", + "UMaskExt": "0x00070FF0", + "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MSGB", + "BriefDescription": "-", + "PublicDescription": "-", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x8e", + "UMask": "0x02", + "PortMask": "0x0FF", + "FCMask": "0x07", + "UMaskExt": "0x00070FF0", + "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MCAST", + "BriefDescription": "-", + "PublicDescription": "-", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x8e", + "UMask": "0x04", + "PortMask": "0x0FF", + "FCMask": "0x07", + "UMaskExt": "0x00070FF0", + "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.UBOX", + "BriefDescription": "-", + "PublicDescription": "-", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x8e", + "UMask": "0x08", + "PortMask": "0x0FF", + "FCMask": "0x07", + "UMaskExt": "0x00070FF0", + "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MEM", + "BriefDescription": "-", + "PublicDescription": "-", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x8e", + "UMask": "0x20", + "PortMask": "0x0FF", + "FCMask": "0x07", + "UMaskExt": "0x00070FF0", + "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.LOC_P2P", + "BriefDescription": "-", + "PublicDescription": "-", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x8e", + "UMask": "0x40", + "PortMask": "0x0FF", + "FCMask": "0x07", + "UMaskExt": "0x00070FF0", + "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.CONFINED_P2P", + "BriefDescription": "-", + "PublicDescription": "-", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + }, + { + "Unit": "IIO", + "EventCode": "0x8e", + "UMask": "0x80", + "PortMask": "0x0FF", + "FCMask": "0x07", + "UMaskExt": "0x00070FF0", + "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.ABORT", + "BriefDescription": "-", + "PublicDescription": "-", + "Counter": "0,1,2,3", + "ELLC": "0", + "Filter": "na", + "ExtSel": "0", + "Deprecated": "0", + "FILTER_VALUE": "0", + "CounterType": "PGMABLE" + } + ] +} \ No newline at end of file diff --git a/mapfile.csv b/mapfile.csv index f3ef43c3..87f27270 100644 --- a/mapfile.csv +++ b/mapfile.csv @@ -161,6 +161,8 @@ GenuineIntel-6-AC,V1.07,/MTL/events/meteorlake_uncore.json,uncore,,, GenuineIntel-6-AD,V1.01,/GNR/events/graniterapids_core.json,core,,, GenuineIntel-6-AE,V1.01,/GNR/events/graniterapids_core.json,core,,, GenuineIntel-6-AF,V1.00,/SRF/events/sierraforest_core.json,core,,, -GenuineIntel-6-B6,V1.00,/GRR/events/grandridge_core.json,core,,, +GenuineIntel-6-B6,V1.01,/GRR/events/grandridge_core.json,core,,, +GenuineIntel-6-B6,V1.01,/GRR/events/grandridge_uncore.json,uncore,,, +GenuineIntel-6-B6,V1.01,/GRR/events/grandridge_uncore_experimental.json,uncore experimental,,, GenuineIntel-6-BD,V1.00,/LNL/events/lunarlake_skymont_core.json,hybridcore,0x20,0x000003,Atom GenuineIntel-6-BD,V1.00,/LNL/events/lunarlake_lioncove_core.json,hybridcore,0x40,0x000003,Core From 14fb74acbec40ce1f09baef94fe545d548429fc8 Mon Sep 17 00:00:00 2001 From: Ed Baker Date: Tue, 16 Jan 2024 10:03:44 -0700 Subject: [PATCH 8/8] create_perf_json: Update uncore unit to topic mapping Add CHACMS and B2CMI to the uncore to topic dictionary. --- scripts/create_perf_json.py | 2 ++ 1 file changed, 2 insertions(+) diff --git a/scripts/create_perf_json.py b/scripts/create_perf_json.py index bc5f1c22..833ff2d3 100644 --- a/scripts/create_perf_json.py +++ b/scripts/create_perf_json.py @@ -169,12 +169,14 @@ def topic(event_name: str, unit: str) -> str: if unit and unit not in ['cpu', 'cpu_atom', 'cpu_core']: unit_to_topic = { 'cha': 'Uncore-Cache', + 'chacms': 'Uncore-Cache', 'cbox': 'Uncore-Cache', 'ha': 'Uncore-Cache', 'hac_cbo': 'Uncore-Cache', 'cxlcm': 'Uncore-CXL', 'cxldp': 'Uncore-CXL', 'arb': 'Uncore-Interconnect', + 'b2cmi': 'Uncore-Interconnect', 'hac_arb': 'Uncore-Interconnect', 'irp': 'Uncore-Interconnect', 'm2m': 'Uncore-Interconnect',