Skip to content

Commit

Permalink
IR: Change F80VBSLStack to use IR::OpSize
Browse files Browse the repository at this point in the history
  • Loading branch information
Sonicadvance1 committed Oct 28, 2024
1 parent 063f524 commit 65ddae1
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion FEXCore/Source/Interface/IR/IR.json
Original file line number Diff line number Diff line change
Expand Up @@ -3111,7 +3111,7 @@
"DestSize": "16",
"JITDispatch": false
},
"F80VBSLStack u8:#RegisterSize, FPR:$VectorMask, u8:$SrcStack1, u8:$SrcStack2": {
"F80VBSLStack OpSize:#RegisterSize, FPR:$VectorMask, u8:$SrcStack1, u8:$SrcStack2": {
"Desc": [
"Does a vector bitwise select.",
"If the bit in the field is 1 then the corresponding bit is pulled from VectorTrue",
Expand Down

0 comments on commit 65ddae1

Please sign in to comment.