Learn to design synthesizable digital systems in FPGAs using ONLY free tools #verilog #icestorm #lattice #Linux
forked from Obijuan/open-fpga-verilog-tutorial
-
Notifications
You must be signed in to change notification settings - Fork 0
Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
License
GioCC/open-fpga-verilog-tutorial
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 49.6%
- Makefile 20.7%
- SystemVerilog 18.2%
- Coq 5.7%
- Python 5.4%
- Assembly 0.4%