Skip to content
View SSandeep19's full-sized avatar

Block or report SSandeep19

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ss ss Public

  2. Seven-Segment-Display_Verilog Seven-Segment-Display_Verilog Public

    A module in Verilog to control Seven-Segment display. This module is designed and implemented for Xilinx Artix-7 FPGA.