Skip to content

Commit

Permalink
expose ddr_id
Browse files Browse the repository at this point in the history
  • Loading branch information
stephenneuendorffer committed Apr 12, 2024
1 parent 2a98e5e commit c034d17
Showing 1 changed file with 5 additions and 5 deletions.
10 changes: 5 additions & 5 deletions programming_examples/basic/vector_scalar/aie2.py
Original file line number Diff line number Diff line change
Expand Up @@ -45,7 +45,7 @@ def pack4bytes(b3, b2, b1, b0):
# Big assumption: The bd_id and channel are unused. If they are used by something else, then
# everything will probably break.
def configure_simple_tracing_aie2(
tile, shim, bd_id, channel, size, offset, start, stop, events
tile, shim, channel, bd_id, ddr_id, size, offset, start, stop, events
):
assert shim.isShimTile()

Expand Down Expand Up @@ -127,8 +127,7 @@ def slave(port):
d1_size=0,
d1_stride=0,
d2_stride=0,
# Assume using output buffer. This probably needs to be configurable.
ddr_id=2,
ddr_id=ddr_id,
iteration_current=0,
iteration_size=0,
iteration_stride=0,
Expand Down Expand Up @@ -215,11 +214,12 @@ def core_body():
def sequence(A, B, C):

if enable_tracing:
configure_simple_tracing(
configure_simple_tracing_aie2(
ComputeTile2,
ShimTile,
bd_id=13,
channel=1,
bd_id=13,
ddr_id=2,
size=trace_size,
offset=N_in_bytes,
start=0x1,
Expand Down

0 comments on commit c034d17

Please sign in to comment.