Popular repositories Loading

1. synergy synergy Public

   synergy app : energy navigator

   TypeScript

2. new-project-electronics-1 new-project-electronics-1 Public

   To design, verify, integrate, and deploy a high-performance, 5-stage pipelined RISC-V (RV32IM) core into a complete System-on-Chip (SoC) on an FPG

   C++

3. Alu-vrification- Alu-vrification- Public

   Creating a complete SystemVerilog ALU testbench project with Verilator and GTKWave on Ubuntu.

   C++

4. UART UART Public

   Verilog

5. claude-space-invader claude-space-invader Public

6. Implementation-of-Tightly-Coupled-Data-Flow-Integrity-in-RISC-V Implementation-of-Tightly-Coupled-Data-Flow-Integrity-in-RISC-V Public

   Write a SystemVerilog module for a 4-entry, 32-bit Content Addressable Memory (CAM). Include a testbench verifying correct match/miss signals

   SystemVerilog