core: riscv: Disable traps by clearing XIE CSR #612
ci.yml
on: push
Code style
1m 2s
make (multi-platform)
19m 32s
make check (QEMUv7)
33m 12s
make check (QEMUv8)
38m 5s
make check (QEMUv8, Clang)
14m 16s
make check (QEMUv8, Xen)
23m 34s
make check (QEMUv8, Xen FF-A)
24m 22s
make check (QEMUv8, Hafnium)
20m 23s
make check (QEMUv8, BTI+MTE+PAC)
18m 19s