Skip to content

riscv: mm: Set A/D bits of PTE(page table entry) by default #333

riscv: mm: Set A/D bits of PTE(page table entry) by default

riscv: mm: Set A/D bits of PTE(page table entry) by default #333

Triggered via push January 10, 2024 08:04
Status Success
Total duration 20m 20s
Artifacts

ci.yml

on: push
Code style
58s
Code style
make (multi-platform)
19m 11s
make (multi-platform)
make check (QEMUv8)
19m 9s
make check (QEMUv8)
make check (QEMUv8, Xen)
20m 11s
make check (QEMUv8, Xen)
make check (QEMUv8, Hafnium)
16m 6s
make check (QEMUv8, Hafnium)
make check (QEMUv8, BTI+MTE+PAC)
16m 2s
make check (QEMUv8, BTI+MTE+PAC)
make check-rust (QEMUv8)
10m 0s
make check-rust (QEMUv8)
Fit to window
Zoom out
Zoom in