Skip to content

riscv: mm: Set A/D bits of PTE(page table entry) by default #338

riscv: mm: Set A/D bits of PTE(page table entry) by default

riscv: mm: Set A/D bits of PTE(page table entry) by default #338

Triggered via push January 12, 2024 04:15
Status Success
Total duration 20m 7s
Artifacts

ci.yml

on: push
Code style
56s
Code style
make (multi-platform)
18m 15s
make (multi-platform)
make check (QEMUv8)
19m 26s
make check (QEMUv8)
make check (QEMUv8, Xen)
19m 59s
make check (QEMUv8, Xen)
make check (QEMUv8, Hafnium)
16m 10s
make check (QEMUv8, Hafnium)
make check (QEMUv8, BTI+MTE+PAC)
16m 39s
make check (QEMUv8, BTI+MTE+PAC)
make check-rust (QEMUv8)
10m 19s
make check-rust (QEMUv8)
Fit to window
Zoom out
Zoom in