Skip to content

Commit

Permalink
xls: examples: find_index: Add GDS generation rule
Browse files Browse the repository at this point in the history
Generate GDS for process technologies:
* ASAP7
* SKY130

Signed-off-by: Pawel Czarnecki <pczarnecki@antmicro.com>
  • Loading branch information
lpawelcz committed Sep 18, 2023
1 parent eabfaaf commit 65a89c3
Showing 1 changed file with 34 additions and 4 deletions.
38 changes: 34 additions & 4 deletions xls/examples/BUILD
Original file line number Diff line number Diff line change
Expand Up @@ -32,6 +32,7 @@ load(
load("@rules_hdl//verilog:providers.bzl", "verilog_library")
load("@rules_hdl//synthesis:build_defs.bzl", "synthesize_rtl")
load("@rules_hdl//place_and_route:build_defs.bzl", "place_and_route")
load("@rules_hdl//gds_write:build_defs.bzl", "gds_write")

package(
default_applicable_licenses = ["//:license"],
Expand Down Expand Up @@ -422,7 +423,16 @@ verilog_library(
)

synthesize_rtl(
name = "find_index_5000ps_model_unit_verilog_synth",
name = "find_index_5000ps_model_unit_verilog_synth_sky130",
top_module = "find_index",
deps = [
":find_index_5000ps_model_unit_verilog",
],
)

synthesize_rtl(
name = "find_index_5000ps_model_unit_verilog_synth_asap7",
standard_cells = "@org_theopenroadproject_asap7//:asap7_rvt_1x",
top_module = "find_index",
deps = [
":find_index_5000ps_model_unit_verilog",
Expand Down Expand Up @@ -580,15 +590,35 @@ verilog_library(
)

place_and_route(
name = "find_index_place_and_route",
name = "find_index_place_and_route_sky130",
# ~64 MhZ
clock_period = "15.42857143",
core_padding_microns = 10,
placement_density = "0.8",
synthesized_rtl = ":find_index_5000ps_model_unit_verilog_synth_sky130",
target_die_utilization_percentage = "30",
)

gds_write(
name = "find_index_gds_sky130",
implemented_rtl = ":find_index_place_and_route_sky130",
)

place_and_route(
name = "find_index_place_and_route_asap7",
# ~64 MhZ
clock_period = "15.42857143",
core_padding_microns = 30,
core_padding_microns = 2,
placement_density = "0.8",
synthesized_rtl = ":find_index_5000ps_model_unit_verilog_synth",
synthesized_rtl = ":find_index_5000ps_model_unit_verilog_synth_asap7",
target_die_utilization_percentage = "30",
)

gds_write(
name = "find_index_gds_asap7",
implemented_rtl = ":find_index_place_and_route_asap7",
)

xls_dslx_library(
name = "apfloat_fmac_dslx",
srcs = ["apfloat_fmac.x"],
Expand Down

0 comments on commit 65a89c3

Please sign in to comment.