Skip to content

Commit

Permalink
Merge pull request #196 from intel/EMR_TMA_metric_parent_correction
Browse files Browse the repository at this point in the history
Correcting a few TMA metrics missing "ParentCategory"
  • Loading branch information
1perrytaylor authored Jun 10, 2024
2 parents 96f3e27 + 19aba57 commit 2deac29
Showing 1 changed file with 4 additions and 1 deletion.
5 changes: 4 additions & 1 deletion EMR/metrics/emeraldrapids_metrics.json
Original file line number Diff line number Diff line change
Expand Up @@ -2,7 +2,7 @@
"Header": {
"Copyright": "Copyright (c) 2001 - 2024 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Metrics for 5th Generation Intel(R) Xeon(R) Processor Scalable Family0",
"DatePublished": "05/13/2024",
"DatePublished": "06/07/2024",
"Version": "0",
"Legend": "",
"TmaVersion": "4.8",
Expand Down Expand Up @@ -3313,6 +3313,7 @@
{
"MetricName": "DRAM_Bound",
"LegacyName": "metric_TMA_....DRAM_Bound(%)",
"ParentCategory": "Memory_Bound",
"Level": 3,
"BriefDescription": "This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads. Better caching can improve the latency and increase performance.",
"UnitOfMeasure": "percent",
Expand Down Expand Up @@ -3356,6 +3357,7 @@
{
"MetricName": "MEM_Bandwidth",
"LegacyName": "metric_TMA_......MEM_Bandwidth(%)",
"ParentCategory": "DRAM_Bound",
"Level": 4,
"BriefDescription": "This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory - DRAM ([SPR-HBM] and/or HBM). The underlying heuristic assumes that a similar off-core traffic is generated by all IA cores. This metric does not aggregate non-data-read requests by this logical processor; requests from other IA Logical Processors/Physical Cores/sockets; or other non-IA devices like GPU; hence the maximum external memory bandwidth limits may or may not be approached when this metric is flagged (see Uncore counters for that).",
"UnitOfMeasure": "percent",
Expand Down Expand Up @@ -3455,6 +3457,7 @@
{
"MetricName": "MEM_Latency",
"LegacyName": "metric_TMA_......MEM_Latency(%)",
"ParentCategory": "DRAM_Bound",
"Level": 4,
"BriefDescription": "This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or HBM). This metric does not aggregate requests from other Logical Processors/Physical Cores/sockets (see Uncore counters for that).",
"UnitOfMeasure": "percent",
Expand Down

0 comments on commit 2deac29

Please sign in to comment.