Skip to content
Change the repository type filter

All

    Repositories list

    • Assembly
      Apache License 2.0
      1995096436Updated Oct 18, 2024Oct 18, 2024
    • A RISC-V ELF psABI Document
      Python
      Creative Commons Attribution 4.0 International
      1636995425Updated Oct 18, 2024Oct 18, 2024
    • RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control
      Makefile
      Creative Commons Attribution 4.0 International
      8610Updated Oct 18, 2024Oct 18, 2024
    • Documentation for the RISC-V Supervisor Binary Interface
      Makefile
      Creative Commons Attribution 4.0 International
      90345174Updated Oct 17, 2024Oct 17, 2024
    • This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protection Unit of Input/Output devices, IOPMP for short, to regulate the accesses issued from the bus masters.
      Makefile
      Creative Commons Attribution 4.0 International
      21161Updated Oct 17, 2024Oct 17, 2024
    • C
      BSD 3-Clause "New" or "Revised" License
      89288243Updated Oct 17, 2024Oct 17, 2024
    • The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstream this repo will be used to release specifications for public review.
      TeX
      Creative Commons Attribution 4.0 International
      72000Updated Oct 15, 2024Oct 15, 2024
    • Documentation of the RISC-V C API
      Makefile
      Creative Commons Attribution 4.0 International
      42721610Updated Oct 14, 2024Oct 14, 2024
    • The repo will be used to hold the draft non-ISA RISC-V ACPI Functional Fixed Hardware (FFH) specification
      Makefile
      Creative Commons Attribution 4.0 International
      3310Updated Oct 10, 2024Oct 10, 2024
    • The RISC-V External Debug Security Specification
      Makefile
      Creative Commons Attribution 4.0 International
      21800Updated Oct 9, 2024Oct 9, 2024
    • RISC-V ACPI I/O Mapping Table Specification
      Makefile
      Creative Commons Attribution 4.0 International
      2210Updated Oct 3, 2024Oct 3, 2024
    • RISC-V IOMMU Specification
      C
      Creative Commons Attribution 4.0 International
      178921Updated Sep 27, 2024Sep 27, 2024
    • Makefile
      Creative Commons Attribution Share Alike 4.0 International
      82730Updated Sep 25, 2024Sep 25, 2024
    • This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the programming interfaces (ABI) to support the Confidential VM Extension (CoVE) confidential computing architecture for RISC-V application-processor platforms.
      Makefile
      Creative Commons Attribution 4.0 International
      2049300Updated Sep 23, 2024Sep 23, 2024
    • RISC-V Assembly Programmer's Manual
      Makefile
      Creative Commons Attribution 4.0 International
      2381.4k86Updated Sep 18, 2024Sep 18, 2024
    • RISC-V Nexus Trace TG documentation and reference code
      C
      Creative Commons Attribution 4.0 International
      324340Updated Sep 17, 2024Sep 17, 2024
    • Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
      Makefile
      Creative Commons Attribution 4.0 International
      36144156Updated Sep 10, 2024Sep 10, 2024
    • RISC-V Security Model
      Makefile
      Creative Commons Attribution 4.0 International
      142931Updated Sep 5, 2024Sep 5, 2024
    • The RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system software, such as operating systems and hypervisors, can rely on being present in a RISC-V server platform.
      Makefile
      Creative Commons Attribution 4.0 International
      4780Updated Aug 31, 2024Aug 31, 2024
    • riscv-brs

      Public
      The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSVs) to interoperate with one another by providing expectations for the Operating System (OS) to utilize in acts of device discovery, system management, and other rich operations provided in this specification.
      TeX
      Creative Commons Attribution 4.0 International
      1338252Updated Aug 13, 2024Aug 13, 2024
    • RISC-V Processor Trace Specification
      C
      Creative Commons Attribution 4.0 International
      47159180Updated Jul 16, 2024Jul 16, 2024
    • RISC-V Specific Device Tree Documentation
      Python
      34111Updated Jul 9, 2024Jul 9, 2024
    • E-Trace Encapsulation Specification
      Makefile
      Creative Commons Attribution 4.0 International
      0300Updated Jul 5, 2024Jul 5, 2024
    • This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory as well as MMIO, removing the dependence on para-virtualized I/O.
      Makefile
      Creative Commons Attribution 4.0 International
      4981Updated Jul 3, 2024Jul 3, 2024
    • This repo holds the work area and revisions of a QoS register interface for caches and memory controllers specification. The QoS register interface is a non-ISA specification that supports configuring resource allocations to applications and monitoring the resource usage by applications.
      Makefile
      Creative Commons Attribution 4.0 International
      7301Updated Jul 2, 2024Jul 2, 2024
    • Specification Documentation Repository for the RQSC RISC-V Quality of Services Controllers Table definition
      Makefile
      Creative Commons Attribution 4.0 International
      0000Updated Jun 19, 2024Jun 19, 2024
    • The (RAS Error-record Register Interface) RERI provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting and logging of errors by means of a memory-mapped register interface to enable error detection, provide the facility to log the detected errors (including their severity, nature, and location), and confi…
      TeX
      Creative Commons Attribution 4.0 International
      4700Updated May 24, 2024May 24, 2024
    • IOMMU Address Translation Cache Invalidation Commands Extensions
      Makefile
      Creative Commons Attribution 4.0 International
      0000Updated May 2, 2024May 2, 2024
    • Test suite for Server SoC
      Apache License 2.0
      4300Updated Jan 12, 2024Jan 12, 2024
    • HTML
      61102Updated Dec 27, 2023Dec 27, 2023