[HW/SW] Cheshire integration - Linux on FPGA #2399

Sign in to view logs

Run time

Learn about OS pricing on GitHub Actions

Job	Run time
tc-llvm	1m 21s
tc-gcc	46s
tc-isa-sim	37s
check-license	25s
tc-verilator	14s
check-trailing-whitespaces	5s
check-clang-format	1m 24s
compile-apps (2_lanes)	1m 11s
compile-apps (4_lanes)	1m 10s
compile-apps (8_lanes)	24s
compile-apps (16_lanes)	1s
compile-ara (2_lanes)	3m 3s
compile-ara (4_lanes)	1m 1s
compile-ara (8_lanes)	1s
compile-ara (16_lanes)	1s
compile-riscv-tests (2_lanes)	1m 8s
compile-riscv-tests (4_lanes)	1m 8s
compile-riscv-tests (8_lanes)	19s
compile-riscv-tests (16_lanes)	1s
riscv-tests-spike	1s
simulate	1s
benchmark	1s
riscv-tests-simv	1s
roofline	1s
clean-up	5s
clean-up-compile-runs (2_lanes)	5s
clean-up-compile-runs (4_lanes)	7s
clean-up-compile-runs (8_lanes)	3s
clean-up-compile-runs (16_lanes)	3s
	14m 48s