Skip to content
ci

[HW/SW] Cheshire integration - Linux on FPGA #2408

Sign in to view logs

[HW/SW] Cheshire integration - Linux on FPGA

[HW/SW] Cheshire integration - Linux on FPGA #2408

Run time

Learn about OS pricing on GitHub Actions
Job Run time
tc-isa-sim
32s
check-trailing-whitespaces
9s
check-license
30s
tc-gcc
43s
tc-llvm
1m 23s
tc-verilator
12s
compile-ara (2_lanes)
3m 40s
compile-ara (4_lanes)
3m 7s
compile-ara (8_lanes)
3m 13s
compile-ara (16_lanes)
3m 43s
compile-riscv-tests (2_lanes)
2m 0s
check-clang-format
58s
compile-apps (2_lanes)
1m 32s
compile-riscv-tests (4_lanes)
2m 5s
compile-apps (4_lanes)
1m 6s
compile-riscv-tests (8_lanes)
1m 7s
compile-apps (8_lanes)
1m 8s
compile-riscv-tests (16_lanes)
1m 44s
compile-apps (16_lanes)
1m 34s
riscv-tests-spike
1m 24s
riscv-tests-simv (2_lanes)
10m 2s
benchmark (2_lanes)
47m 42s
riscv-tests-simv (4_lanes)
20m 50s
benchmark (4_lanes)
44m 13s
riscv-tests-simv (8_lanes)
39m 55s
benchmark (8_lanes)
45m 0s
simulate (hello_world, 2_lanes)
31s
riscv-tests-simv (16_lanes)
1h 33m 49s
benchmark (16_lanes)
54m 53s
simulate (hello_world, 4_lanes)
15s
simulate (hello_world, 8_lanes)
30s
simulate (hello_world, 16_lanes)
17s
simulate (imatmul, 2_lanes)
8m 6s
simulate (imatmul, 4_lanes)
7m 54s
simulate (imatmul, 8_lanes)
9m 1s
simulate (imatmul, 16_lanes)
12m 36s
simulate (fmatmul, 2_lanes)
9m 21s
simulate (fmatmul, 4_lanes)
9m 17s
simulate (fmatmul, 8_lanes)
11m 18s
simulate (fmatmul, 16_lanes)
16m 10s
simulate (iconv2d, 2_lanes)
2m 59s
simulate (iconv2d, 4_lanes)
3m 1s
simulate (iconv2d, 8_lanes)
3m 56s
simulate (iconv2d, 16_lanes)
5m 43s
simulate (fconv2d, 2_lanes)
3m 21s
simulate (fconv2d, 4_lanes)
4m 9s
simulate (fconv2d, 8_lanes)
5m 27s
simulate (fconv2d, 16_lanes)
8m 23s
simulate (fconv3d, 2_lanes)
7m 11s
simulate (fconv3d, 4_lanes)
7m 10s
simulate (fconv3d, 8_lanes)
8m 12s
simulate (fconv3d, 16_lanes)
11m 23s
simulate (jacobi2d, 2_lanes)
8m 44s
simulate (jacobi2d, 4_lanes)
13m 20s
simulate (jacobi2d, 8_lanes)
21m 21s
simulate (jacobi2d, 16_lanes)
37m 47s
simulate (dropout, 2_lanes)
42s
simulate (dropout, 4_lanes)
30s
simulate (dropout, 8_lanes)
1m 1s
simulate (dropout, 16_lanes)
1m 9s
simulate (fft, 2_lanes)
28s
simulate (fft, 4_lanes)
48s
simulate (fft, 8_lanes)
1m 8s
simulate (fft, 16_lanes)
1m 20s
simulate (dwt, 2_lanes)
24s
simulate (dwt, 4_lanes)
31s
simulate (dwt, 8_lanes)
1m 2s
simulate (dwt, 16_lanes)
1m 11s
simulate (exp, 2_lanes)
35s
simulate (exp, 4_lanes)
28s
simulate (exp, 8_lanes)
29s
simulate (exp, 16_lanes)
58s
simulate (softmax, 2_lanes)
1m 1s
simulate (softmax, 4_lanes)
1m 26s
simulate (softmax, 8_lanes)
2m 12s
simulate (softmax, 16_lanes)
3m 27s
simulate (dotproduct, 2_lanes)
1s
simulate (dotproduct, 4_lanes)
1s
simulate (dotproduct, 8_lanes)
1s
simulate (dotproduct, 16_lanes)
1s
simulate (fdotproduct, 2_lanes)
1s
simulate (fdotproduct, 4_lanes)
1s
simulate (fdotproduct, 8_lanes)
1s
simulate (fdotproduct, 16_lanes)
1s
simulate (pathfinder, 2_lanes)
1s
simulate (pathfinder, 4_lanes)
1s
simulate (pathfinder, 8_lanes)
1s
simulate (pathfinder, 16_lanes)
1s
simulate (roi_align, 2_lanes)
1s
simulate (roi_align, 4_lanes)
1s
simulate (roi_align, 8_lanes)
1s
simulate (roi_align, 16_lanes)
1s
roofline
1m 29s
clean-up
3s
clean-up-compile-runs (2_lanes)
5s
clean-up-compile-runs (4_lanes)
3s
clean-up-compile-runs (8_lanes)
6s
clean-up-compile-runs (16_lanes)
5s
10h 48m 34s