GitHub - rafmillan/verilog_HDL_bits: HDLBits is a collection of small circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL).

rafmillan / verilog_HDL_bits Public

HDLBits is a collection of small circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL).

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 19 Commits
circuits		circuits
getting_started		getting_started
verification_writing_testbenches.v		verification_writing_testbenches.v
verilog		verilog
README.md		README.md

Repository files navigation

HDLBits is a collection of small circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL).

No releases published

No packages published