Skip to content

Issues: riscv/riscv-debug-spec

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

53 Open 376 Closed
53 Open 376 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Does DCSR.mprven affect Abstract Access Memory commands?
#1079 opened Oct 28, 2024 by aap-sc
3
Does setting mcontrol6 trigger to NAPOT limit the size of tdata2 due to maskmax restriction?
#1073 opened Oct 8, 2024 by ThimayaPR
1
Inconsistency in setting cmderr for different registers
#1072 opened Oct 7, 2024 by stefano-codasip
4
what is the behavior when tcontrol exists but mte/mpte behavior is not desired? Clarification
#1069 opened Aug 30, 2024 by rtwfroody
Suggested improvements in text of spec
#1062 opened Aug 17, 2024 by rsnikhil
5
Question about Trigger Match Control Type6 CSR's "size" field function
#1058 opened Aug 13, 2024 by micreven
2
Question about Trigger Match Control Type6 CSR's "match" field function
#1057 opened Aug 3, 2024 by micreven
2
Question about trigger exceptions and other types of exceptions occurring at the same time
#1056 opened Jul 15, 2024 by Wei-VV1995
8
Clarify apparent inconsistency of debug version read by registers
#1053 opened Jul 10, 2024 by psherman42
make list of implementation options
#1052 opened Jul 8, 2024 by rtwfroody
Question about mcontrol6.match and tdata2
#1050 opened Jun 27, 2024 by micreven
4
Multiple mcontrol6 triggers match on same instruction with different actions and timings
#1043 opened Jun 5, 2024 by tomaird
1
Trigger match on csrrs/csrrc to tdata1
#1026 opened Apr 30, 2024 by tomaird
13
Hit bit interaction with action conflict when several triggers of the same priority match
#1018 opened Apr 25, 2024 by en-sc
3
Timing requirements for a chain of mcontrol load address triggers
#1011 opened Apr 24, 2024 by en-sc
2
Q about Table 9 (action encoding)
#995 opened Mar 27, 2024 by martinberger
8
Register bit-field bit offset numbers clipped
#992 opened Mar 23, 2024 by TommyMurphyTM1234
2
Clarify effect of tdata1 write with zero when only one trigger type supported
#991 opened Mar 22, 2024 by JamesKenneyImperas
5
Priority of mcontrol/mcontrol6 load data before trigger
#985 opened Mar 19, 2024 by en-sc
1
misleading sbdata0 description
#976 opened Feb 29, 2024 by bcstrongx
1
Discovery of incompatible base ISAs
#975 opened Feb 25, 2024 by sorear
13
Priority of various cmderrs
#974 opened Feb 23, 2024 by pdonahue-ventana
clarifications on sdext and sdtrig extensions
#967 opened Feb 12, 2024 by aap-sc
1
asciidoc lacks lists of figures and tables 1.0 asciidoc asciidoc conversion
#966 opened Feb 9, 2024 by rtwfroody
@rtwfroody
1
how to modify code in debug mode in riscv
#960 opened Jan 30, 2024 by deepakkapoor624
4
ProTip! Adding no:label will show everything without a label.