Out-of-order processor pipeline simulator with configurable ROB, IQ, and dispatch width
-
Updated
Apr 15, 2026 - C++
Out-of-order processor pipeline simulator with configurable ROB, IQ, and dispatch width
Superscalar CPU simulation models how modern processors execute instructions in parallel and manage hazards, analyzing and scheduling Python function instructions using advanced CPU features.
Add a description, image, and links to the reorder-buffer topic page so that developers can more easily learn about it.
To associate your repository with the reorder-buffer topic, visit your repo's landing page and select "manage topics."