VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.
-
Updated
Jan 4, 2022 - Verilog
#
rvmyth
Here are 3 public repositories matching this topic...
This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primarily focused on a complete FPGA flow using the maximum open-source tools.
-
Updated
Mar 28, 2022
This Repo is a part of a 5-Day Workshop conducted by VLSI System Design (VSD) and the contents are divided Day wise for better understanding.
-
Updated
Dec 23, 2022 - Tcl
Improve this page
Add a description, image, and links to the rvmyth topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the rvmyth topic, visit your repo's landing page and select "manage topics."