Skip to content

Issues: vortexgpgpu/vortex

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

45 Open 73 Closed
45 Open 73 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Does vortex image can work on Intel® Stratix® 10 GX FPGA Development Kit
#198 opened Oct 30, 2024 by yli147
Configure Script Does not Support FGPA Node OS
#197 opened Oct 25, 2024 by Udit8348
1
Does Vortex support running OpenCL code directly?
#196 opened Oct 23, 2024 by JinB1
Any tag info description?
#195 opened Oct 15, 2024 by redpanda3
out of local memory: needed=32 bytes, available=0 bytes
#193 opened Oct 14, 2024 by msaideroglu
DCACHE synthesis and implementation?
#192 opened Oct 14, 2024 by kmzaja
yosys link_target replacement
#191 opened Oct 13, 2024 by redpanda3
Intel Opae problems in Devcloud
#190 opened Oct 10, 2024 by msaideroglu
10
When set to 64 warps, the tests in the tests directory failed. What is the maximum warps supported by vortex?
#182 opened Sep 27, 2024 by lzone666
1
Support for clBLAS Library?
#177 opened Sep 11, 2024 by msaideroglu
Synthesis Under Yosys
#174 opened Aug 22, 2024 by redpanda3
1
How to Use Power Analyzer in Quartus?
#173 opened Aug 21, 2024 by JinB1
About Stratix10
#172 opened Aug 19, 2024 by demonk69
3
warps and threads configuration: FPGA testing
#168 opened Aug 8, 2024 by kmzaja
Xilinx Synthesis Failed on VCK5000
#167 opened Aug 5, 2024 by joseph659
Xilinx Synthesis Fails
#160 opened Jul 26, 2024 by msaideroglu
2
Simulation results differ with Simulation.md
#158 opened Jul 23, 2024 by msaideroglu
2
Supported FPGAs?
#150 opened Jul 10, 2024 by kmzaja
2
Xilinx Alveo U55C Support!
#148 opened Jul 2, 2024 by joseph659
Change the FPGA frequency.
#147 opened Jul 1, 2024 by yliu921
1
Self build toolchains for RISC-V lacking __libc_fini_array entry
#143 opened Jun 24, 2024 by EnkiSun86
2
Outdated Compilation Scripts for in syn Folder
#141 opened Jun 17, 2024 by xpww
Undefined symbol in libvortex.so with XRT driver
#137 opened Jun 7, 2024 by joseph659
%Error-PROCASSWIRE: Passed wire on output or inout subroutine argument, expected expression that is valid on the left hand side of a procedural assignment (IEEE 1800-2023 13.5): 'result_fsgnjx' : ... note: In instance 'Vortex.genblk6[0].cluster.genblk4[0].socket.genblk6[0].core.execute.fpu_unit.genblk1[0].fpu_dpi' 395 | dpi_fsgnjx (fncp_fire, int'(dst_fmt), operands[0][i], operands[1][i], result_fsgnjx[i]);
#136 opened Jun 6, 2024 by Xiaofeng-Hill
tests/regression/sgemm has a small bug in Comparator<float>
#129 opened May 20, 2024 by tvottra
ProTip! Updated in the last three days: updated:>2024-10-28.